參數(shù)資料
型號(hào): XC6SLX100T-3FG484I
廠商: Xilinx Inc
文件頁(yè)數(shù): 42/89頁(yè)
文件大?。?/td> 0K
描述: IC FPGA SPARTAN 6 484FGGBGA
標(biāo)準(zhǔn)包裝: 60
系列: Spartan® 6 LXT
LAB/CLB數(shù): 7911
邏輯元件/單元數(shù): 101261
RAM 位總計(jì): 4939776
輸入/輸出數(shù): 296
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 484-BBGA
供應(yīng)商設(shè)備封裝: 484-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
47
Input/Output Delay Switching Characteristics
Table 39: IODELAY2 Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-3N
-2
-1L(3)
TIODCCK_CAL / TIODCKC_CAL
CAL pin Setup/Hold with respect to CK
0.28/
–0.13
0.33/
–0.13
0.48/
–0.13
N/A
ns
TIODCCK_CE / TIODCKC_CE
CE pin Setup/Hold with respect to CK
0.17/
–0.03
0.17/
–0.03
0.25/
–0.02
N/A
ns
TIODCCK_INC/ TIODCKC_INC
INC pin Setup/Hold with respect to CK
0.10/
0.02
0.12/
0.03
0.18/
0.06
N/A
ns
TIODCCK_RST/ TIODCKC_RST
RST pin Setup/Hold with respect to CK
0.12/
–0.02
0.15/
–0.02
0.22/
–0.01
N/A
ns
Maximum tap 1 delay
8
14
16
N/A
ps
TTAP2
Maximum tap 2 delay
40
66
77
N/A
ps
TTAP3
Maximum tap 3 delay
95
120
140
N/A
ps
TTAP4
Maximum tap 4 delay
108
141
166
N/A
ps
TTAP5
Maximum tap 5 delay
171
194
231
N/A
ps
TTAP6
Maximum tap 6 delay
207
249
292
N/A
ps
TTAP7
Maximum tap 7 delay
212
276
343
N/A
ps
TTAP8
Maximum tap 8 delay
322
341
424
N/A
ps
FMINCAL
Minimum allowed bit rate for calibration in variable
mode: VARIABLE_FROM_ZERO,
VARIABLE_FROM_HALF_MAX, and
DIFF_PHASE_DETECTOR.
188
N/A
Mb/s
TIODDO_IDATAIN
Propagation delay through IODELAY2
TIODDO_ODATAIN
Propagation delay through IODELAY2
Notes:
1.
Delay depends on IODELAY2 tap setting. See TRACE report for actual values.
2.
Maximum delay = integer (number of taps/8)
T
TAP8 +TTAPn (where n equals the remainder). For minimum delay consult the TRACE setup
and hold report. Minimum delay is typically greater than 30% of the maximum delay. Tap delays can vary by device and overall conditions.
See TRACE report for actual values.
3.
Spartan-6 -1L devices only support tap 0. See TRACE report for actual values.
相關(guān)PDF資料
PDF描述
25LC128X-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
XC6SLX100T-3FGG484I IC FPGA SPARTAN 6 101K 484FGGBGA
25LC128XT-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
25AA128XT-I/ST IC EEPROM 128KBIT 10MHZ 8TSSOP
XC4VFX12-10SF363I IC FPGA VIRTEX-4FX 363FCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6SLX100T-3FG676C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 376 I/O 676FCBGA 制造商:Xilinx 功能描述:IC FPGA SPARTAN 6 101K 676BGA
XC6SLX100T-3FG676I 功能描述:IC FPGA SPARTAN 6 676FGGBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-3FG900C 制造商:Xilinx 功能描述:FPGA SPARTAN?-6 FAMILY 101261 CELLS 45NM (CMOS) TECHNOLOGY 1 - Trays 制造商:Xilinx 功能描述:IC FPGA 498 I/O 900FBGA
XC6SLX100T-3FG900I 功能描述:IC FPGA SPARTAN 6 900FGGBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX100T-3FGG484C 功能描述:IC FPGA SPARTAN 6 101K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Spartan® 6 LXT 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)