XA Spartan-3A DSP Automotive FPGA Family Data Sheet
DS705 (v2.0) April 18, 2011
Product Specification
23
Output Propagation Times
Three-State Output Propagation Times
Table 24: Timing for the IOB Output Path
Symbol
Description
Conditions
Device
Speed Grade: -4
Units
Max
Clock-to-Output Times
TIOCKP
When reading from the Output Flip-Flop (OFF),
the time from the active transition at the OCLK
input to data appearing at the Output pin
output drive, Fast slew
rate
All
3.13
ns
Propagation Times
TIOOP
The time it takes for data to travel from the JOB’s
O input to the Output pin
output drive, Fast slew
rate
All
2.91
ns
TIOOLP
The time it takes for data to travel from the O input
through the OFF latch to the Output pin
All
2.85
ns
Set/Reset Times
TIOSRP
Time from asserting the OFF’s SR input to
setting/resetting data at the Output pin
output drive, Fast slew
rate
All
3.89
ns
TIOGSRQ
Time from asserting the Global Set Reset (GSR)
input on the STARTUP_SPARTAN3A primitive to
setting/resetting data at the Output pin
All
9.65
ns
Notes:
1.
The numbers in this table are tested using the methodology presented in
Table 27 and are based on the operating conditions set forth in
2.
This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data
Output. When this is true, add the appropriate Output adjustment from
Table 26.
Table 25: Timing for the IOB Three-State Path
Symbol
Description
Conditions
Device
Speed Grade: -4
Units
Max
Synchronous Output Enable/Disable Times
TIOCKHZ
Time from the active transition at the OTCLK input
of the Three-state Flip-Flop (TFF) to when the
Output pin enters the high-impedance state
LVCMOS25, 12 mA
output drive, Fast slew
rate
All
1.39
ns
Time from the active transition at TFF’s OTCLK
input to when the Output pin drives valid data
All
3.35
ns
Asynchronous Output Enable/Disable Times
TGTS
Time from asserting the Global Three State (GTS)
input on the STARTUP_SPARTAN3A primitive to
when the Output pin enters the high-impedance
state
LVCMOS25, 12 mA
output drive, Fast slew
rate
All
10.36
ns
Set/Reset Times
TIOSRHZ
Time from asserting TFF’s SR input to when the
Output pin enters a high-impedance state
LVCMOS25, 12 mA
output drive, Fast slew
rate
All
1.86
ns
Time from asserting TFF’s SR input at TFF to
when the Output pin drives valid data
All
3.82
ns
Notes:
1.
The numbers in this table are tested using the methodology presented in
Table 27 and are based on the operating conditions set forth in
2.
This time requires adjustment whenever a signal standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data
Output. When this is true, add the appropriate Output adjustment from
Table 26.