- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68560 > W989D6CBGX7E (WINBOND ELECTRONICS CORP) 32M X 16 DDR DRAM, 5.4 ns, PBGA54 PDF資料下載
參數(shù)資料
| 型號(hào)： | W989D6CBGX7E |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 32M X 16 DDR DRAM, 5.4 ns, PBGA54 |
| 封裝： | 8 X 9 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-54 |
| 文件頁數(shù)： | 6/67頁 |
| 文件大?。?/td> | 1469K |
| 代理商： | W989D6CBGX7E |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
W989D6CB / W989D2CB
512Mb Mobile LPSDR
Publication Release Date: Jun, 27, 2011
- 14 -
Revision A01-004
7. FUNCTION DESCRIPTION
7.1 Command Function
7.1.1Table 1. Truth Table
(Note (1) and (2) )
Symbol
Command
Device State
CKEn-1
CKEn
DQM(5)
BS0,
BS1
A10
Address
CS
RAS
CAS
WE
ACT
Bank Activate
Idle (3)
H
X
V
L
H
PRE
Bank Precharge
Any
H
X
V
L
X
L
H
L
PREA
Precharge All
Any
H
X
H
X
L
H
L
WRIT
Write
Active (3)
H
X
V
L
V
L
H
L
WRITA
Write with Auto Precharge
Active (3)
H
X
V
H
V
L
H
L
READ
Read
Active (3)
H
X
V
L
V
L
H
L
H
READA
Read with Auto Precharge
Active (3)
H
X
V
H
V
L
H
L
H
MRS
Mode Register Set
Idle
H
X
V
L
EMRS
Extended Mode Register
Set
Idle
H
X
V
L
NOP
No-Operation
Any
H
X
L
H
BST
Burst stop
Active (4)
H
X
L
H
L
DSL
Device Deselect
Any
H
X
H
X
AREF
Auto-Refresh
Idle
H
X
L
H
SELF
Self-Refresh Entry
Idle
H
L
X
L
H
SELEX
Self-Refresh Exit
Idle
(Self Refresh)
L
H
X
H
X
L
H
CSE
Clock Suspend Mode
Entry
Active
H
L
X
PD
Power Down Mode Entry
Idle/Active (6)
H
L
X
H
X
L
H
CSEX
Clock Suspend Mode Exit
Active
L
H
X
PDEX
Power Down Mode Exit
Any
(Power Down)
L
H
X
H
X
L
H
X
DE
Data Write/Output Enable
Active
H
X
L
X
DD
Data Write/Output Disable
Active
H
X
H
X
DPD
Deep Power Down Mode
Entry
Idle
H
L
X
L
H
L
DPDE
Deep Power Down Mode
Exit
Idle (DPD)
L
H
X
Note
1.
V = Valid, × = Don’t Care, L = Low level, H = High level
2.
CKEn signal is input level when commands are issued.
CKEn-1 signal is input level one clock cycle before the commands are issued.
3.
These are state designated by the BS0, BS1 signals.
4.
Device state is Full Page Burst operation.
5.
x32: DQM0-3, x16 : LDQM / UDQM
6.
Power Down Mode cannot entry in the burst cycle.
When this command assert in the burst cycle, device state is clock suspend mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W99802G | SPECIALTY TELECOM CIRCUIT, PBGA184 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-021-C | ATM SEGMENTATION AND REASSEMBLY DEVICE, PQFP240 |
| WAC-021-C | ATM SEGMENTATION AND REASSEMBLY DEVICE, PQFP240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W989D6CBGX7G | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512Mb Mobile LPSDR |
| W989D6KBGX7E | 制造商:Winbond Electronics Corp 功能描述:IC LPSDR SDRAM 512MBIT 54VFBGA |
| W98AD2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY SDRAM 1GB 90VFBGA |
| W98AD2KBJX6I | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY SDRAM 1GB 90VFBGA |
| W98M9640 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Semiconductor Discrete Device, P-Channel Power MOS Field Effect Transistor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。