- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68560 > W989D6CBGX7E (WINBOND ELECTRONICS CORP) 32M X 16 DDR DRAM, 5.4 ns, PBGA54 PDF資料下載
參數(shù)資料
| 型號： | W989D6CBGX7E |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 32M X 16 DDR DRAM, 5.4 ns, PBGA54 |
| 封裝： | 8 X 9 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-54 |
| 文件頁數(shù)： | 24/67頁 |
| 文件大?。?/td> | 1469K |
| 代理商： | W989D6CBGX7E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
W989D6CB / W989D2CB
512Mb Mobile LPSDR
Publication Release Date: Jun, 27, 2011
- 30 -
Revision A01-004
8.5.7 CAS Latency field (A6~A4)
This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of
CAS Latency depends on the frequency of CLK. The minimum value which satisfies the following formula must be set in this field.
A6
A5
A4
CAS Latency
0
1
0
2 clock
0
1
3 clock
Reserved bits (A7, A8, A10, A11, A12, BA0, BA1)
These bits are reserved for future operations. They must be set to 0 for normal operation.
Single Write mode (A9)
This bit is used to select the write mode. When the A9 bit is 0, Burst Read and Burst Write mode are selected. When the A9 bit is
1, Burst Read and Single Write mode are selected.
A9
Write Mode
0
Burst Read and Burst Write
1
Burst Read and Single Write
8.5.8 Mode Register Definition
A0
A3
A0
Addressing Mode
A0
0
A0
Sequential
A0
1
A0
Interleave
A0
A9
Single Write Mode
A0
0
A0
Burst read and Burst write
A0
1
A0
Burst read and single write
A0
A2
A1
A0
0
A0
0
1
A0
0
1
0
A0
0
1
A0
1
0
A0
1
0
1
A0
1
0
A0
1
A0
Burst Length
A0
Sequential
A0
Interleave
1
A0
1
A0
2
A0
2
A0
4
A0
4
A0
8
A0
8
A0
Reserved
A0
Reserved
A0
Full Page
A0
CAS Latency
A0
Reserved
2
A0
3
Reserved
A0
A6
A5
A4
A0
0
A0
0
1
0
A0
0
1
A0
1
0
A0
0
1
A0
A1
A2
A3
A4
A5
A6
Burst Length
Addressing Mode
CAS Latency
A8
Reserved
A0
A7
A0
A9
A0
Write Mode
A10
A0
A11
BA0
"0"
A0
Reserved
"0"
BA1
"0"
A12
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W99802G | SPECIALTY TELECOM CIRCUIT, PBGA184 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-011-A | TRANSCEIVER, PQFP100 |
| WAC-021-C | ATM SEGMENTATION AND REASSEMBLY DEVICE, PQFP240 |
| WAC-021-C | ATM SEGMENTATION AND REASSEMBLY DEVICE, PQFP240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W989D6CBGX7G | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512Mb Mobile LPSDR |
| W989D6KBGX7E | 制造商:Winbond Electronics Corp 功能描述:IC LPSDR SDRAM 512MBIT 54VFBGA |
| W98AD2KBJX6E | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY SDRAM 1GB 90VFBGA |
| W98AD2KBJX6I | 制造商:Winbond Electronics Corp 功能描述:IC MEMORY SDRAM 1GB 90VFBGA |
| W98M9640 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Semiconductor Discrete Device, P-Channel Power MOS Field Effect Transistor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。