- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68559 > W981204AH-8H (WINBOND ELECTRONICS CORP) 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號(hào)： | W981204AH-8H |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件頁(yè)數(shù)： | 42/42頁(yè) |
| 文件大?。?/td> | 1082K |
| 代理商： | W981204AH-8H |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)
W981204AH
8M x 4 Banks x 4 bits SDRAM
Revision 1.0
Publication Release Date: June, 2000
- 9 -
Operation Mode
Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth
table for the operation commands.
Table 1 Truth Table
( note (1) , (2) )
command
Device state
CKEn-1
CKEn
DQM
BS0,1
A10
A11,
A9-0
CS
RA
CAS
WE
Bank Active
Idle
H
x
v
L
H
Bank Precharge
Any
H
x
v
L
x
L
H
L
Precharge All
Any
H
x
H
x
L
H
L
Write
Active (3)
H
x
v
L
v
L
H
L
Write with Autoprecharge
Active (3)
H
x
v
H
v
L
H
L
Read
Active (3)
H
x
v
L
v
L
H
L
H
Read with Autoprecharge
Active (3)
H
x
v
H
v
L
H
L
H
Mode Register Set
Idle
H
x
v
L
No - Operation
Any
H
x
L
H
Burst Stop
Active (4)
H
x
L
H
L
Device Deselect
Any
H
x
H
x
Auto - Refresh
Idle
H
x
L
H
Self - Refresh Entry
Idle
H
L
x
L
H
Self Refresh Exit
idle
(S.R.)
L
H
x
H
L
x
H
x
H
x
Clock suspend Mode Entry
Active
H
L
x
Power Down Mode Entry
Idle
Active (5)
H
L
x
H
L
x
H
x
H
x
Clock Suspend Mode Exit
Active
L
H
x
Power Down Mode Exit
Any
(power down)
L
H
x
H
L
x
H
x
H
x
Data write/Output Enable
Active
H
x
L
x
Data Write/Output Disable
Active
H
x
H
x
Notes: (1) v= valid x = Don't care L= Low Level H= High Level
(2) CKEn signal is input level when commands are provided.
CKEn-1 signal is the input level one clock cycle before the command is issued.
(3) These are state of bank designated by BS0, BS1 signals.
(4) Device state is full page burst operation.
(5) Power Down Mode can not be entered in the burst cycle.
When this command asserts in the burst cycle, device state is clock suspend mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W981216BH75L | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W981216BH-75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W9812G2IH-6 | 4M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86 |
| W9812G6DH-75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W9812G6IH-6C | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W981208AH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M x 8 bit x 4 Banks SDRAM |
| W981208AH-75 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208AH-8H | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208BH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M x 4 BANKS x 8 BIT SDRAM |
| W981208BH-7 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。