- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68559 > W981204AH-8H (WINBOND ELECTRONICS CORP) 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | W981204AH-8H |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | 0.400 INCH, 0.80 MM PITCH, TSOP2-54 |
| 文件頁數(shù)： | 23/42頁 |
| 文件大小： | 1082K |
| 代理商： | W981204AH-8H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
W981204AH
8M x 4 Banks x 4 bits SDRAM
Revision 1.0
Publication Release Date: June, 2000
- 3 -
Pin Assignment
Pin Number
Pin Name
Function
Description
23 ~ 26, 22,
29 ~ 35
A0 ~ A11
Address
Multiplexed pins for row and column address.
Row address: A0 ~ A11. Column address: A0 ~ A9, A11.
20, 21
BS0, BS1
Bank Select
Select bank to activate during row address latch time, or bank
to read/write during address latch time.
5, 11, 44, 50
DQ0 ~ DQ3
Data Input/
Output
Multiplexed pins for data output and input.
19
CS#
Chip Select
Disable or enable the command decoder. When command
decoder is disabled, new command is ignored and previous
operation continues.
18
RAS#
Row Address
Strobe
Command input. When sampled at the rising edge of the clock,
RAS#, CAS# and WE# define the operation to be executed.
17
CAS#
Column Address
Strobe
Referred to RAS#
16
WE#
Write Enable
Referred to RAS#
39
DQM
input/output
mask
The output buffer is placed at Hi-Z(with latency of 2) when
DQM is sampled high in read cycle. In write cycle, sampling
DQM high will block the write operation with zero latency.
38
CLK
Clock Inputs
System clock used to sample inputs on the rising edge of
clock.
37
CKE
Clock Enable
CKE controls the clock activation and deactivation. When CKE
is low, Power Down mode, Suspend mode, or Self Refresh
mode is entered.
1, 14, 27
VCC
Power ( +3.3 V )
Power for input buffers and logic circuit inside DRAM.
28, 41, 54
VSS
Ground
Ground for input buffers and logic circuit inside DRAM.
3, 9, 43, 49
VCCQ
Power ( + 3.3 V )
for I/O buffer
Separated power from VCC, to improve DQ noise immunity.
6, 12, 46, 52
VSSQ
Ground for I/O
buffer
Separated ground from VSS, to improve DQ noise immunity.
2, 4, 7, 8, 10,
13, 15, 36, 40,
42, 45, 47, 48,
51, 52
NC
No Connection
No connection
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W981216BH75L | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W981216BH-75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W9812G2IH-6 | 4M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86 |
| W9812G6DH-75 | 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| W9812G6IH-6C | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W981208AH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M x 8 bit x 4 Banks SDRAM |
| W981208AH-75 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208AH-8H | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
| W981208BH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M x 4 BANKS x 8 BIT SDRAM |
| W981208BH-7 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:x8 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。