- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202126 > W3H64M72E-667SBCF (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 DDR DRAM, PBGA208 PDF資料下載
參數(shù)資料
| 型號： | W3H64M72E-667SBCF |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 72 DDR DRAM, PBGA208 |
| 封裝： | 16 X 22 MM, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-208 |
| 文件頁數(shù)： | 4/32頁 |
| 文件大?。?/td> | 944K |
| 代理商： | W3H64M72E-667SBCF |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
W3H64M72E-XSBX
W3H64M72E-XSBXF
12
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
December 2009
2010 White Electronic Designs Corp. All rights reserved
Rev. 9
White Electronic Designs Corp. reserves the right to change products or specications without notice.
EXTENDED MODE REGISTER (EMR)
The extended mode register controls functions beyond
those controlled by the mode register; these additional
functions are DLL enable/disable, output drive strength,
on die termination (ODT) (RTT), posted AL, off-chip driver
impedance calibration (OCD), DQS# enable/disable,
RDQS/RDQS# enable/disable, and output disable/enable.
These functions are controlled via the bits shown in
Figure 7. The EMR is programmed via the LOAD MODE
(LM) command and will retain the stored information
until it is programmed again or the device loses power.
Reprogramming the EMR will not alter the contents of the
memory array, provided it is performed correctly.
The EMR must be loaded when all banks are idle and
no bursts are in progress, and the controller must wait
the specied time tMRD before initiating any subsequent
operation. Violating either of these requirements could
result in unspecied operation.
FIGURE 7 – EXTENDED MODE REGISTER DEFINITION
DLL
Posted CAS#
out
A9
A7 A6 A5 A4 A3
A8
A2
A1 A0
Extended Mode
Register (Ex)
Address Bus
97
6
5
4
3
82
1
0
A10
A12
A11
BA0
BA1
10
11
12
13
02
14
Poste d CA S# A dditive Laten cy (AL)
0
1
2
3
4
Reserved
E3
0
1
0
1
0
1
0
1
E4
0
1
0
1
E5
0
1
0
1
DLL Ena ble
Enable (Normal)
Disable (Test/Debug)
E0
15
0
1
RDQ S Ena ble
No
Yes
E11
OCD Program
A13
ODS
RTT
DQS#
0
1
DQ S# Ena ble
Enable
Disable
E10
RDQS
Rtt (nominal)
RTT disabled
75
Ω
150
Ω
50
Ω
E2
0
1
0
1
E6
0
1
0
1
Outputs
Enabled
Disabled
E12
0
1
0
1
Mo de Regi ster Set
Mode register set (MRS)
Extended mode register (EMRS)
Extended mode register (EMRS2)
Extended mode register (EMRS3)
E15
0
0
1
E14
MRS
OCD Operation
OCD not supported 1
Reserved
OCD default state
1
E7
0
1
0
1
E8
0
1
0
1
E9
0
1
0
1
Output Drive Strength
E1
Full strength (18
Ω target)
Reduced strength (40
Ω target)
RTT
E16
0
0
BA2
16
Note: 1. During initialization, all three bits must be set to "1" for OCD default state,
then must be set to "0" before initialization is nished, as detailed in the
initialization procedure.
2.. E13 (A13) is not used on this device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WS512K32-25G4C | 2M X 8 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68 |
| WS1M8V-17CM | 1M X 8 STANDARD SRAM, 17 ns, CDIP32 |
| WS1M8V-20CC | 1M X 8 STANDARD SRAM, 20 ns, CDIP32 |
| WS1M8V-35CC | 1M X 8 STANDARD SRAM, 35 ns, CDIP32 |
| WS256K8-25CQE | 256K X 8 MULTI DEVICE SRAM MODULE, 25 ns, CDMA32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3H64M72E-667SBI | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 667MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk |
| W3H64M72E-667SBM | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 667MHZ, 208PBGA MIL-TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY |
| W3H64M72EERXXXAD7MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3H64M72EERXXXAD7SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM |
| W3H64M72E-ES | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。