參數(shù)資料
型號(hào)： W3H64M72E-667SBCF
廠商： WHITE ELECTRONIC DESIGNS CORP
元件分類： DRAM
英文描述： 64M X 72 DDR DRAM, PBGA208
封裝： 16 X 22 MM, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-208
文件頁(yè)數(shù)： 29/32頁(yè)
文件大?。?/td> 944K
代理商： W3H64M72E-667SBCF
W3H64M72E-XSBX
W3H64M72E-XSBXF
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
December 2009
2010 White Electronic Designs Corp. All rights reserved
Rev. 9
White Electronic Designs Corp. reserves the right to change products or specications without notice.
DESCRIPTION
The 4Gb DDR2 SDRAM is a high-speed CMOS, dynamic
random-access memory containing 4,294,967,296 bits.
Each of the ve chips in the MCP are internally congured
as 8-bank DRAM. The block diagram of the device is
shown in Figure 2. Ball assignments and are shown in
Figure 3.
The 4Gb DDR2 SDRAM uses a double-data-rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 4n-prefetch
architecture, with an interface designed to transfer two data
words per clock cycle at the I/O balls. A single read or write
access for the 4Gb DDR2 SDRAM effectively consists of
a single 4n-bit-wide, one-clock-cycle data transfer at the
internal DRAM core and four corresponding n-bit-wide,
one-half-clock-cycle data transfers at the I/O balls.
A bidirectional data strobe (DQS, DQS#) is transmitted
externally, along with data, for use in data capture at the
receiver. DQS is a strobe transmitted by the DDR2 SDRAM
during READs and by the memory controller during
WRITEs. DQS is edge-aligned with data for READs and
center-aligned with data for WRITEs. There are strobes,
one for the lower byte (LDQS, LDQS#) and one for the
upper byte (UDQS, UDQS#).
The 4Gb DDR2 SDRAM operates from a differential clock
(CK and CK#); the crossing of CK going HIGH and CK#
going LOW will be referred to as the positive edge of CK.
Commands (address and control signals) are registered
at every positive edge of CK. Input data is registered on
both edges of DQS, and output data is referenced to both
edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR2 SDRAM are burst
oriented; accesses start at a selected location and continue
for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed. The address bits registered
coincident with the READ or WRITE command are used
to select the bank and the starting column location for the
burst access.
The DDR2 SDRAM provides for programmable read
or write burst lengths of four or eight locations. DDR2
SDRAM supports interrupting a burst read of eight with
another read, or a burst write of eight with another write.
An auto precharge function may be enabled to provide a
self-timed row precharge that is initiated at the end of the
burst access.
As with standard DDR SDRAMs, the pipelined, multibank
architecture of DDR2 SDRAMs allows for concurrent
operation, thereby providing high, effective bandwidth by
hiding row precharge and activation time.
A self refresh mode is provided, along with a power-saving
power-down mode.
All inputs are compatible with the JEDEC standard for
SSTL_18. All full drive-strength outputs are SSTL_18-
compatible.
GENERAL NOTES
The functionality and the timing specications
discussed in this data sheet are for the DLL-
enabled mode of operation.
Throughout the data sheet, the various gures and
text refer to DQs as “DQ.” The DQ term is to be
interpreted as any and all DQ collectively, unless
specically stated otherwise. Additionally, each chip
is divided into 2 bytes, the lower byte and upper
byte. For the lower byte (DQ0–DQ7), DM refers to
LDM and DQS refers to LDQS. For the upper byte
(DQ8–DQ15), DM refers to UDM and DQS refers to
UDQS.
Complete functionality is described throughout
the document and any page or diagram may have
been simplied to convey a topic and may not be
inclusive of all requirements.
Any specic requirement takes precedence over a
general statement.
INITIALIZATION
DDR2 SDRAMs must be powered up and initialized
in a predened manner. Operational procedures other
than those specied may result in undened operation.
The following sequence is required for power up and
initialization and is shown in Figure 4 on page 7.
相關(guān)PDF資料
PDF描述
WS512K32-25G4C 2M X 8 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68
WS1M8V-17CM 1M X 8 STANDARD SRAM, 17 ns, CDIP32
WS1M8V-20CC 1M X 8 STANDARD SRAM, 20 ns, CDIP32
WS1M8V-35CC 1M X 8 STANDARD SRAM, 35 ns, CDIP32
WS256K8-25CQE 256K X 8 MULTI DEVICE SRAM MODULE, 25 ns, CDMA32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W3H64M72E-667SBI 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 667MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk
W3H64M72E-667SBM 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 667MHZ, 208PBGA MIL-TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3H64M72EERXXXAD7MG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3H64M72EERXXXAD7SG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3H64M72E-ES 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*