參數(shù)資料
型號： W3H64M72E-667SBCF
廠商： WHITE ELECTRONIC DESIGNS CORP
元件分類： DRAM
英文描述： 64M X 72 DDR DRAM, PBGA208
封裝： 16 X 22 MM, 1 MM PITCH, LEAD FREE, PLASTIC, BGA-208
文件頁數(shù)： 18/32頁
文件大?。?/td> 944K
代理商： W3H64M72E-667SBCF
W3H64M72E-XSBX
W3H64M72E-XSBXF
25
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
December 2009
2010 White Electronic Designs Corp. All rights reserved
Rev. 9
White Electronic Designs Corp. reserves the right to change products or specications without notice.
AC TIMING PARAMETERS
-55°C ≤ TA < +125°C
Parameter
Symbol
667Mbs CL6
533Mbs CL5
400Mbs CL4
Unit
Min
Max
Min
Max
Min
Max
Clock
Clock cycle time
CL=6
t
CK(6)
3,000
8,000
CL=5
t
CK(5)
3,750
8,000
3,750
8,000
5,000
8,000
ps
CL=4
t
CK(4)
5,000
8,000
5,000
8,000
5,000
8,000
ps
CK high-level width
t
CH
0.48
0.52
0.48
0.52
0.48
0.52
tCK
CK low-level width
t
CL
0.48
0.52
0.48
0.52
0.48
0.52
tCK
Half clock period
t
HP
MIN (tCH, tCL)
MIN (tCH, tCL)ps
Clock
(absolute)
Absolute tCK
t
CKabs
t
CKAVG
(MIN)+ tJITPER
(MIN)
t
CKAVG
(MAX)+ tJITPER
(MAX)
t
CKAVG
(MIN)+ tJITPER
(MIN)
t
CKAVG
(MAX)+ tJITPER
(MAX)
t
CKAVG
(MIN)+ tJITPER
(MIN)
t
CKAVG
(MAX)+ tJITPER
(MAX)
ps
Absolute CK high-level width
t
CHabs
t
CKAVG
(MIN)* tCHAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CHAVG
(MAX)+ tJITDTY
(MAX)
t
CKAVG
(MIN)* tCHAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CHAVG
(MAX)+ tJITDTY
(MAX)
t
CKAVG
(MIN)* tCHAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)* tCHAVG
(MAX)+ tJITDTY
(MAX)
ps
Absolute CK low-level width
t
CLabs
t
CKAVG
(MIN)*
t
CLAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CLAVG
(MAX)+ tJITDTY
(MAX)
t
CKAVG
(MIN)*
t
CLAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CLAVG
(MAX)+ tJITDTY
(MAX)
t
CKAVG
(MIN)*
t
CLAVG
(MIN)+ tJITDTY
(MIN)
t
CKAVG
(MAX)*
t
CLAVG
(MAX)+ tJITDTY
(MAX)
ps
Clock
Jitter
Clock jitter - period
t
JITPER
-125
125
-125
125
-125
125
ps
Clock jitter - half period
t
JITDUTY
-125
125
-125
125
-150
150
ps
Clock jitter - cycle to cycle
t
JITCC
250
ps
Cumulative jitter error, 2 cycles
t
ERR2per
-175
175
-175
175
-175
175
ps
Cumulative jitter error, 3 cycles
t
ERR3per
-225
225
-225
225
-225
225
ps
Cumulative jitter error, 4 cycles
t
ERR4per
-250
250
-250
250
-250
250
ps
Cumulative jitter error, 5 cycles
t
ERR5per
-250
250
-250
250
-250
250
ps
Cumulative jitter error, 6-10 cycles
t
ERR6-10per
-350
350
-350
350
-350
350
ps
Cumulative jitter error, 11-50 cycles tERR11-50per
-450
450
-450
450
-450
450
ps
相關PDF資料
PDF描述
WS512K32-25G4C 2M X 8 MULTI DEVICE SRAM MODULE, 25 ns, CQFP68
WS1M8V-17CM 1M X 8 STANDARD SRAM, 17 ns, CDIP32
WS1M8V-20CC 1M X 8 STANDARD SRAM, 20 ns, CDIP32
WS1M8V-35CC 1M X 8 STANDARD SRAM, 35 ns, CDIP32
WS256K8-25CQE 256K X 8 MULTI DEVICE SRAM MODULE, 25 ns, CDMA32
相關代理商/技術參數(shù)
參數(shù)描述
W3H64M72E-667SBI 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 667MHZ, 208PBGA INDUSTRIAL TEMP. - Bulk
W3H64M72E-667SBM 制造商:Microsemi Corporation 功能描述:64M X 72 DDR2, 1.8V, 667MHZ, 208PBGA MIL-TEMP. - Bulk 制造商:Microsemi Corporation 功能描述:SDRAM MEMORY
W3H64M72EERXXXAD7MG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3H64M72EERXXXAD7SG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3H64M72E-ES 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:64M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*