- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361748 > VSP2265 10-Bit. 25 Msps CCD Signal Processor for Digital Cameras with V/H Timing Generator PDF資料下載
參數(shù)資料
| 型號： | VSP2265 |
| 英文描述： | 10-Bit. 25 Msps CCD Signal Processor for Digital Cameras with V/H Timing Generator |
| 中文描述： | 10位。 25 Msps的CCD信號處理器為數(shù)碼相機與V /小時時序發(fā)生器 |
| 文件頁數(shù)： | 27/87頁 |
| 文件大?。?/td> | 1303K |
| 代理商： | VSP2265 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁
Theory of Operation
23
SLES056
—
December 2002
VSP2265
2.20 Readout Function
2.20.1
Operation Outline
This mode can control a pair of pixels, which are mixed in the vertical transfer CCD. Control is not
accomplished by the HD
–
VD phase, but by the serial data instruction.
2.20.2
Operation Sequence
1.
Set serial data address 000100. At the same time, input data bit 7 = H and set the serial data control mode.
In this case, readout timing is defined by bit-8 data. When bit 8 = L, the odd field is read out; when bit 8 = H,
the even field is read out.
2.
Input a pulse to SLOAD and transfer the serial data.
NOTE:
If bit 7 = L, odd/even readout recognition is made by the HD
–
VD phase difference.
2.21 Power-Save-1 Function Explanation
2.21.1
Operation Outline
Power save by stopping
H1, R, V3, V4, CH1, CH2, CH3, CH4, SUB, SHP, SHD, CPOB, CLPDM,
PBLK = Fixed high
H1, ADCCK, V1, V2 = Fixed low
2.21.2
Operation Sequence
1.
Set serial data 000100. Set data bit PWSV1 = H to enter the power-save mode.
2.
CS input for latch
NOTES:
1. After release from this mode, signal performance is not assured during 1 V.
2. Do not use both power-save modes 1 and 2 at the same time.
2.22 Power-Save-2 Function Explanation
2.22.1
Operation Outline
Power save by stopping H1, H2, R, SHP, SHD, ADCCK, V1
–
V4, CH1
–
CH4, SUB, CPOB, CLPDM, PBLK.
2.22.2
Operation Sequence
(same as power-save mode 1)
NOTES:
(same as power-save mode 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSP3000 | 12-Bit, 6MHz CCD/CIS SIGNAL PROCESSOR |
| VSP3000Y | 12-Bit, 6MHz CCD/CIS SIGNAL PROCESSOR |
| VSP3010 | 12-Bit, 12MHz CCD/CIS SIGNAL PROCESSOR |
| VSP3010Y | 12-Bit, 12MHz CCD/CIS SIGNAL PROCESSOR |
| VSP3100 | 14-Bit, 10MHz CCD/CIS SIGNAL PROCESSOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSP2265GSJ | 功能描述:IC CCD SIGNAL PROCESSOR 96-BGA RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| VSP2265GSJR | 功能描述:視頻 IC 10-Bit 25 Msps Signal Processor RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| VSP2265ZSJR | 功能描述:視頻 IC 10B 25Msps CCD Sig Proc RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| VSP2265ZSJRG1 | 功能描述:視頻 IC 10B 25Msps CCD Sig Proc RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| VSP2267 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CCD Singnal Processor with Timing Generator for Digital cameras |
發(fā)布緊急采購，3分鐘左右您將得到回復。