
CHAPTER 7 INVERTER CONTROL FUNCTIONS
User’s Manual U19678EJ1V1UD
375
(19) TAU option mode register (OPMR)
OPMR sets the operation mode of the inverter control function option unit.
OPMR can be rewritten only if HIE1 and HIE0 of the OPCR register are set to 00B and master channels 00
and 04 of TAUS are stopped (TE00 = 0, TE04 = 0).
OPMR can be set by a 16-bit memory manipulation instruction.
Reset signal generation clears this register to 0000H.
Figure 7-10. Format of TAU Option Mode Register (OPMR) (1/2)
Address: F0220H
After reset: 0000H
R/W
Symbol
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
OPMR
OPM HPS HSM HDM
ATS
3
ATS
2
ATS
1
ATS
0
TLS
7
TLS
6
TLS
5
TLS
4
TLS
3
TLS
2
HIS
1
HIS
0
OPM
Operation mode selection
0
6-phase output control mode (TO02 to TO07 become Hi-Z control targets, and Hi-Z control and
cancellation are set by the HDM bit.)
1
Half-bridge output control mode (when channel 0 and channel 4 are the period registers)
(TO02 and TO03 are set to Hi-Z by the TMOFF0 pin or internal comparator CMP0. TO06 and TO07
are set to Hi-Z by the TMOFF1 pin or internal comparator CMP1. A Hi-Z state is cancelled by the
HSM bit.)
HPS
Hi-Z input pin selection
0
Uses the TMOFF0 and TMOFF1 pins as the Hi-Z control signal.
1
Uses the internal comparator output signal as the Hi-Z control signal.
HSM
Hi-Z cancellation method selection (when OPM = 1)
0
A Hi-Z state can be cancelled in synchronization with the period after the inactive edge of an internal
comparator (CMP0/CMP1) or TMOFF0, TMOFF1 is detected.
1
A Hi-Z state can be cancelled in synchronization with the period after the edge by a software write is
detected.
HDM
Hi-Z cancellation method selection (when OPM = 0)
0
2-stage overcurrent detection mode
(A Hi-Z state is set when the active edge of internal comparator 0 (CMP0 side) or TMOFF0 is
detected, and the Hi-Z state is cancelled in synchronization with the period after an inactive edge is
detected. Furthermore, a Hi-Z state is set when the active edge of internal comparator 1 (CMP1
side) or TMOFF1 is detected, and the Hi-Z state is cancelled in synchronization with the period after
the edge by a software write is detected.)
1
Overcurrent/electromotive force detection mode
(A Hi-Z state is set by reversing the internal comparator 0 output or reversing the TMOFF0 active
edge detection, and thus detecting the overcurrent side (high-potential CMP1 or TMOFF1) and the
electromotive force side (low-potential CMP0 or TMOFF0). The Hi-Z state can be cancelled in
synchronization with the period after inactive edge detection of an internal comparator or TMOFF0,
TMOFF1.)
Caution
There is no TMOFF1 pin in the 78K0R/IB3.
Consequently, in the 78K0R/IB3, high
impedance cannot be controlled by using the TMOFF1 pin.