- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376430 > uPD720114GA-YEU-A (NEC Corp.) MOS INTEGRATED CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | uPD720114GA-YEU-A |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT |
| 中文描述： | 馬鞍山集成電路 |
| 文件頁數(shù)： | 20/32頁 |
| 文件大?。?/td> | 269K |
| 代理商： | UPD720114GA-YEU-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet S17462EJ4V0DS
20
μ
PD720114
(3/4)
Parameter
Symbol
Conditions
Min.
Max.
Unit
Hub Event Timings
Time to detect a downstream facing port
connect event (
Figure 2-17
):
Awake hub
Suspended hub
t
DCNN
2.5
2.5
2000
12000
μ
s
μ
s
Time to detect a disconnect event at a hub’s
downstream facing port (
Figure 2-16
)
t
DDIS
2.0
2.5
μ
s
Duration of driving resume to a downstream
port (only from a controlling hub)
t
DRSMDN
20
ms
Time from detecting downstream resume to
rebroadcast
t
URSM
1.0
ms
Duration of driving reset to a downstream
facing port (
Figure 2-18
)
t
DRST
Only for a SetPortFeature
(PORT_RESET) request
10
20
ms
Time to detect a long K from upstream
t
URLK
2.5
100
μ
s
Time to detect a long SE0 from upstream
t
URLSE0
2.5
10000
μ
s
Duration of repeating SE0 upstream (for
low-/full-speed repeater)
t
URPSE0
23
FS Bit
times
Inter-packet delay (for high-speed) of
packets traveling in same direction
t
HSIPDSD
88
Bit
times
Inter-packet delay (for high-speed) of
packets traveling in opposite direction
t
HSIPDOD
8
Bit
times
Inter-packet delay for device/root hub
response with detachable cable for high-
speed
t
HSRSPIPD1
192
Bit
times
Time of which a Chirp J or Chirp K must be
continuously detected (filtered) by hub or
device during Reset handshake
t
FILT
2.5
μ
s
Time after end of device Chirp K by which
hub must start driving first Chirp K in the
hub’s chirp sequence
t
WTDCH
100
μ
s
Time for which each individual Chirp J or
Chirp K in the chirp sequence is driven
downstream by hub during reset
t
DCHBIT
40
60
μ
s
Time before end of reset by which a hub
must end its downstream chirp sequence
t
DCHSE0
100
500
μ
s
Time from internal power good to device
pulling D
+
beyond V
IHZ
(
Figure 2-18
)
t
SIGATT
100
ms
Debounce interval provided by USB system
software after attach (
Figure 2-18
)
t
ATTDB
100
ms
Maximum duration of suspend averaging
interval
t
SUSAVGI
1
s
Period of idle bus before device can initiate
resume
t
WTRSM
5
ms
Duration of driving resume upstream
t
DRSMUP
1
15
ms
相關PDF資料 |
PDF描述 |
|---|---|
| UPD72850A | IEEE1394 400Mbps PHY |
| UPD72850AGK-9EU | Circular Connector; No. of Contacts:56; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:25-4 RoHS Compliant: No |
| uPD750066CU | 4-BIT SINGLE-CHIP MICROCONTROLLERS |
| uPD750068GT | 4-BIT SINGLE-CHIP MICROCONTROLLERS |
| uPD750068GTA | 4-BIT SINGLE-CHIP MICROCONTROLLERS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD720114GA-YEU-ATR | 制造商:Renesas Electronics Corporation 功能描述:I/O CNTRLR USB CNTRLR 48TQFP - Trays |
| UPD720114K9-4E4-A | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 HUB CTRL, 4-PORTS, 40-PIN PLASTIC QFN (6MMX6MM) - Trays |
| UPD720114K9-4E4-SSA-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD720122GC-9EU-A | 制造商:NEC Electronics Corporation 功能描述:IC CONTROLLER USB SMD TQFP100 |
| UPD720130GC-9EU-A | 制造商:NEC Electronics Corporation 功能描述:BRIDGE USB TO IDE SMD TQFP100 |
發(fā)布緊急采購，3分鐘左右您將得到回復。