- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382720 > UCB1500 (NXP SEMICONDUCTORS) PCI to AC97 bridge/host controller PDF資料下載
參數(shù)資料
| 型號： | UCB1500 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI to AC97 bridge/host controller |
| 中文描述： | PCI BUS CONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80 |
| 文件頁數(shù)： | 21/58頁 |
| 文件大?。?/td> | 1001K |
| 代理商： | UCB1500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
Philips Semiconductors
UCB1500
PCI to AC97 bridge/host controller
Objective specification
Rev. 01 — 4 February 2000
21 of 58
9397 750 06854
Philips Electronics N.V. 2000. All rights reserved.
8.1.3
[0011]: Receive DMA #1 Descriptor table pointer (DTP) register
8.1.4
[0012]: Receive DMA #1 FIFO count register
8.1.5
[0013]: Receive DMA #1 command register
Table 25: Receive DMA #1 DPT register bit description
Bit
Description
15-0
Descriptor Table Pointer [31:16]
Bits 31-16 of receive DMA #1 Descriptor Table Pointer.
Table 26: Receive DMA #1 FIFO count register bit description
Bit
Description
15(r)
Open PCI Master Cycle
(For internal use only): This bit is set if there is an outstanding PCI master cycle
as a result of PCI retry termination by the target. Software should wait for this bit
to be cleared when initiating another DMA transfer right after an aborted DMA
transfer.
14
DTP Invalid Bit Mask
If this bit is set to ‘1’, the receive DMA engine will not stop even if the current
descriptor fetched has the invalid bit set.
13-7
Reserved.
6-0(r)
Receive DMA #1 FIFO count
(For internal use only) number of received bytes that is still in the internal 64-byte
FIFO.
Table 27: Receive DMA #1 Command Register bit description
Bit
Description
15-14
Threshold level
Specifies the level at which data is transferred from the 64-byte FIFO to main
memory. Recommended setting is for at least 16 bytes threshold.
00 = 4 bytes, data will be transferred to memory as soon as there is at least
4 bytes of receive data in the receive FIFO
01 = 16 bytes
10 = 32 bytes
11 = 48 bytes
Buffer Overrun auto recovery
(for internal user only)
If set, UCB1500 will automatically recover from buffer overrun without user
intervention. Upon detecting an overrun condition, UCB1500 will clear the invalid
bit of the current descriptor, flush the internal FIFO, and then resume the DMA
cycle. UCB1500 keeps track of the number of DMA errors caused by buffer
overrun and will generate the auto recovery cycle until the count reaches 15h at
which time the DMA cycle is aborted.
Receive DMA #1 Abort status
This read-only bit is set if the receive channel has been aborted as a result of a
PCI abort or a software abort or a DMA error. The condition is cleared by writing
a ‘1’ to the receive DMA clear abort bit, bit 5 of this register.
13
12(r)
相關PDF資料 |
PDF描述 |
|---|---|
| UCC1913D | Very low drop voltage regulators with inhibit |
| UCC1913DTR | Analog IC |
| UCC1913J | Very low drop voltage regulators with inhibit |
| UCC1913N | Very low drop voltage regulators with inhibit |
| UCC1926DS | Very low drop voltage regulators with inhibit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UCB1510 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:AC97 digital modem codec |
| UCB15-101T-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ultra Current Beads |
| UCB1510DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:AC97 digital modem codec |
| UCB15-121T-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ultra Current Beads |
| UCB15-600T-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ultra Current Beads |
發(fā)布緊急采購，3分鐘左右您將得到回復。