參數(shù)資料
型號： TSXPC603RCA10LC
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 233 MHz, RISC PROCESSOR, CQFP240
封裝： CAVITY UP, CERQUAD-240
文件頁數(shù)： 11/40頁
文件大?。?/td> 670K
代理商： TSXPC603RCA10LC
TSPC603r
in CERQUAD and MQUAD Packages
19/40
Figure 6 : Mode select input timing diagram
4.3.3. Output AC specifications
Table 11 provides the output AC timing specifications for the 603r (shown in Figure 7).
Table 11.Output AC timing specifications
Vdd = AVdd = 2.5 V
± 5 % ; OVdd = 3.3 ± 5 % V dc, GND = 0 V dc, CL = 50 pF, –55°C ≤ TC ≤ 125°C
Num
Characteristic
166,200 MHz
Unit
Note
Min
Max
12
SYSCLK to output driven (output enable time)
1.0
–
ns
13a
SYSCLK to output valid (5.5 V to 0.8 V – TS, ABB,
ARTRY, DBB)
–
9.0
ns
4
13b
SYSCLK to output valid (TS, ABB, ARTRY, DBB)
–
8.0
ns
6
14a
SYSCLK to output valid (5.5 V to 0.8 V – all except TS,
ABB, ARTRY, DBB)
–
11.0
ns
4
14b
SYSCLK to output valid (all except
TS,ABB,ARTRY,DBB)
–
9.0
ns
6
15
SYSCLK to output invalid (output hold)
1.0
–
ns
3
16
SYSCLK to output high impedance (all except ARTRY,
ABB, DBB)
–
8.5
ns
17
SYSCLK to ABB, DBB, high impedance after precharge
–
1.0
tsysclk
5, 7
18
SYSCLK to ARTRY high impedance before precharge
–
8.0
ns
19
SYSCLK to ARTRY precharge enable
0.2 *
tsysclk
+ 1.0
–
ns
3, 5,
8
20
Maximum delay to ARTRY precharge
–
1.0
tsysclk
5, 8
21
SYSCLK to ARTRY high impedance after precharge
–
2.0
tsysclk
6, 8
Notes:1 Alloutput specifications are measured from the 1.4 V of the rising edge of SYSCLK to the TTL level (0.8 V or 2.0 V) of the signal in question. Both
input and output timings are measured at the pin. See Figure 7.
2. All maximum timing specifications assume CL = 50 pF.
3. This minimum parameter assumes CL = 0 pF.
4. SYSCLK to output valid (5.5 V to 0.8 V) includes the extra delay associated with discharging the external voltage from 5.5 V to 0.8 V instead of
from Vdd to 0.8 V (5 V CMOS levels instead of 3.3 V CMOS levels).
5. tsysclk is the period of the external bus clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must bemultipliedbytheperiodof
SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.
6. Output signal transitions from GND to 2.0 V or Vdd to 0.8 V.
7. Nominal precharge width for ABB and DBB is 0.5 * tsysclk.
8. Nominal precharge width for ARTRY is 1.0 * tsysclk.
相關(guān)PDF資料
PDF描述
TSPC603RMY12LC 32-BIT, 266 MHz, RISC PROCESSOR, MQFP240
TSZ8G47S TRIGGER OUTPUT SOLID STATE RELAY, 2060 V ISOLATION-MAX
TT11DGRA1 TOGGLE SWITCH, SPDT, LATCHED, THROUGH HOLE-RIGHT ANGLE
TT13A3T TOGGLE SWITCH, SPST, LATCHED, 3A, PANEL MOUNT-THREADED
TT21NGPC9T1/4 TOGGLE SWITCH, DPDT, LATCHED, THROUGH HOLE-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSXPC860SRVZQU66D 功能描述:IC MPU POWERQUICC 66MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
TSXPCX1031 制造商:Schneider Electric 功能描述:CABLE TO PC SERIAL PORT (SUB-D9) 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE 制造商:Schneider Electric 功能描述:MULTI-FUNCTION COMMUNICATION CABLE 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE; Accessory Type:Programmable Cable; For Use With:Schneider Non-Ethernet Based Twido PLCs ;RoHS Compliant: Yes 制造商:Schneider Electric 功能描述:Programme cable for twido-nano-micro PLC
TSXPLP01 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 ;ROHS COMPLIANT: YES 制造商:Schneider Electric 功能描述:TSXPLP01 PLC replacement battery
TSXPLP101 制造商:Schneider Electric 功能描述:BATTERY TSX 37 QTY.10, TSXPLP101
TSXPRGLDR 制造商:Schneider Electric 功能描述:PROGRAM LOADER FOR 07/37
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*