- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄297620 > TSXPC603RCA10LC (ATMEL CORP) 32-BIT, 233 MHz, RISC PROCESSOR, CQFP240 PDF資料下載
參數(shù)資料
| 型號： | TSXPC603RCA10LC |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 233 MHz, RISC PROCESSOR, CQFP240 |
| 封裝： | CAVITY UP, CERQUAD-240 |
| 文件頁數(shù)： | 10/40頁 |
| 文件大?。?/td> | 670K |
| 代理商： | TSXPC603RCA10LC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
18/40
TSPC603r
in CERQUAD and MQUAD Packages
4.3.2. Input AC specifications
Table 10 provides the input AC timing specifications for the 603r as defined in Figure 5 and Figure 6.
Table 10.Input AC timing specifications
Vdd = AVdd = 2.5 V
± 5 % ; OVdd = 3.3 ± 5 % V dc, GND = 0 V dc, –55°C ≤ TC ≤ 125°C
Num
Characteristics
166,200 MHz
Unit
Note
Min
Max
10a
Address/data/transfer attribute inputs valid to SYSCLK
(input setup)
2.5
-
ns
2
10b
All other inputs valid to SYSCLK (input setup)
4.0
-
ns
3
10c
Mode select inputs valid to HRESET (input setup) (for
DRTRY, QACK and TLBISYNC)
8
-
tsysclk
4,5,6,7
11a
SYSCLK to address/data/transfer attribute inputs
invalid (input hold)
1.0
-
ns
2
11b
SYSCLK to all other inputs invalid (input hold)
1.0
-
ns
3
11c
HRESET to mode select inputs invalid (input hold) (for
DRTRY, QACK, and TLBISYNC)
0
-
ns
4,6,7
Notes :
1. All input specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the rising edge of the input
SYSCLK. Both input and output timings are measured at the pin. See Figure 6.
2. Address/data/transfer attribute input signals are composed of the following: A[0–31], AP[0–3], TT[0–4], TC[0–1], TBST, TSIZ[0–2], GBL,
DH[0–31],DL[0–31], DP[9–7].
3. All other input signals are composed of the following: TS, ABB, DBB, ARTRY, BG, AACK, DBG, DBWO, TA, DRTRY, TEA, DBDIS, HRESET,
SRESET, INT, SMI, MCP, TBEN, QACK, TLBISYNC.
4. The setup and hold time is with respect to the rising edge of HRESET. See Figure 6.
5. tsysclk is the period of the external clock (SYSCLK) in nanoseconds (ns). The numbers given in the table must be multiplied by the period of
SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.
6. These values are guaranteed by design, and are not tested.
7. This specification is for configuration mode only. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL
relock time (100
ms) during the power-on reset sequence.
Figure 5 : Input timing diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSPC603RMY12LC | 32-BIT, 266 MHz, RISC PROCESSOR, MQFP240 |
| TSZ8G47S | TRIGGER OUTPUT SOLID STATE RELAY, 2060 V ISOLATION-MAX |
| TT11DGRA1 | TOGGLE SWITCH, SPDT, LATCHED, THROUGH HOLE-RIGHT ANGLE |
| TT13A3T | TOGGLE SWITCH, SPST, LATCHED, 3A, PANEL MOUNT-THREADED |
| TT21NGPC9T1/4 | TOGGLE SWITCH, DPDT, LATCHED, THROUGH HOLE-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSXPC860SRVZQU66D | 功能描述:IC MPU POWERQUICC 66MHZ 357PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤 |
| TSXPCX1031 | 制造商:Schneider Electric 功能描述:CABLE TO PC SERIAL PORT (SUB-D9) 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE 制造商:Schneider Electric 功能描述:MULTI-FUNCTION COMMUNICATION CABLE 制造商:Schneider Electric 功能描述:PROGRAMMABLE CABLE; Accessory Type:Programmable Cable; For Use With:Schneider Non-Ethernet Based Twido PLCs ;RoHS Compliant: Yes 制造商:Schneider Electric 功能描述:Programme cable for twido-nano-micro PLC |
| TSXPLP01 | 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 制造商:Schneider Electric 功能描述:BATTERY FOR TSX 37 ;ROHS COMPLIANT: YES 制造商:Schneider Electric 功能描述:TSXPLP01 PLC replacement battery |
| TSXPLP101 | 制造商:Schneider Electric 功能描述:BATTERY TSX 37 QTY.10, TSXPLP101 |
| TSXPRGLDR | 制造商:Schneider Electric 功能描述:PROGRAM LOADER FOR 07/37 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。