- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA9I (Texas Instruments, Inc.) STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS PDF資料下載
參數(shù)資料
| 型號： | TSB42AA9I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| 中文描述： | STORAGELYNX 1394鏈路層的ATA控制器/ ATAPI儲存產(chǎn)品 |
| 文件頁數(shù)： | 89/183頁 |
| 文件大?。?/td> | 798K |
| 代理商： | TSB42AA9I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當前第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
524
When a buffer is in this mode, the H0 headers of all DV streams currently on the bus are received by the
DV buffer. An H0 packet is defined as a DV packet with the DIF block number equal to 0. When this DIF block
is received the following 6 quadlets of data are input into the buffer (packet control token, 1394 header, CIP0,
CIP1, and first 8 bytes of H0). The packet control token is the first quadlet input into the buffer. The remaining
quadlets are input into the buffer in the order they were received.
ceLynx continues to receive the DV headers in the buffer until the buffer overflows. Once the buffer
overflows, no more data will be received by the buffer. If the application needs the latest header information,
the software performs a buffer flush and reads the headers from the buffer using the host port.
5.5.3.7
Initial Packet Transmit Delay
The transmit buffer has a programmable amount of data before sending out the first DV packet. This feature
is controlled by the VxDV_THMODE and VxDV_THSEL bits in the transmit data path CFRs. X indicates
HSDIA or HSDIB. VxDV_THMODE turns on the feature. VxDV_THSEL allows the application to choose the
data offset value.
5.5.3.8
Receiving DV Headers for Enabled DV Channel
ceLynx supports a buffer configuration that allows the user to receive DV data in one buffer while receiving
the headers and packet token for that same data in another buffer. ceLynx saves the packet token, 1394
header, CIP headers, and the first two quadlets of the H0 header for the single stream that is being received.
Two buffers should be set up for DV receive. The data packet is received in the higher numbered buffer. The
headers and packet control token are saved in the lower numbered buffer.
The headers and packet control token are saved to the buffer until it is full. No more data is saved once it
is full. The software should flush the buffer to receive the latest header information.
In the header RX buffer, set the RXDP(N)CFG0.INSERTPKTTOKEN bit to 0 for correct operation. The
packet control token is still included at the end of received headers. The packet control token takes the same
form as isochronous receive.
5.5.3.9
Triggering the HSDI_AV Signal
When receiving DV data the available signal goes active when either the receive buffer has 1 quadlet
pending in the buffer.
5.5.4
DV Receive
ceLynx can be formatted to strip any of the 1394 isochronous or CIP headers and time stamp from received
packets before data is stored in the data buffer.
Table 521. Receive Header Stripping
DV RECEIVE PACKET
HEADERS
REGISTER BITS USED TO STRIP
HEADERS
ISO HEADER
RXDP(N)CFG0.STRIPHDR0
CIP0
RXDP(N)CFG0.STRIPHDR1
CIP1/TIME STAMP
RXDP(N)CFG0.STRIPHDR2
DVH0_0
Cannot be stripped on receive
DVH0_1
Cannot be stripped on receive
NOTE:
The RXDPB(N)CFG3 and RXDPB(N)CFG4 registers allow ceLynx to filter
incoming packets. ceLynx can receive packets based on source ID, data length,
or header 0 information. The MASK bits allow the filter to mask off bits of the
incoming packet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA9IPZT | 功能描述:IC 1394 STORAGELYNX 100-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| TSB42AA9PZT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9PZTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| TSB42AB4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。