- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA9I (Texas Instruments, Inc.) STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS PDF資料下載
參數(shù)資料
| 型號： | TSB42AA9I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| 中文描述： | STORAGELYNX 1394鏈路層的ATA控制器/ ATAPI儲存產(chǎn)品 |
| 文件頁數(shù)： | 55/183頁 |
| 文件大小： | 798K |
| 代理商： | TSB42AA9I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
43
4.2
Time Stamping and Aging
Most time stamp and aging functionality is controlled through register DB(N)CFG0. The critical control bits
are listed in Table 41. Time stamping is not supported on the host port.
Table 41. Time Stamp and Aging Control Bits
BIT NAME
DESCRIPTION
DB(N)CFG0.TSRELEASE
For receive operation, this control bit holds a packet in the associated buffer until its
time stamp is equal to current cycle timer value. It then releases the packet to the
application.
For transmit operation, this control bit is used to play back prerecorded MPEG2 data. It
holds the data packet until the time stamp (without offset) is equal to the current cycle
time before transmitting the packet over 1394.
DB(N)CFG0.TSAGE
For receive operation, this control bit flushes all packets with expired time stamps in an
associated buffer.
For transmit operation, this control bit flushes packets waiting to be transmitted whose
time stamps equal the current cycle timer value. This is used to prevent ceLynx from
transmitting old MPEG2 packets over 1394.
DB(N)CFG0.TSINSERT
For transmit operations, this control bit adds a time stamp to the transmitted data
stream. This time stamp value is equal to the current cycle timer value plus a
programmable offset.
For receive operations, this control bit strips time stamps from the data in the receive
buffer. This control bit only operates if all other data headers are also stripped.
DB(N)CFG0.TSSTRIP
The ceLynx does not support time stamping of the formatted ISO packets transmitted or received through
the host interface. Time stamp operations are supported only through the HSDI.
4.2.1
Time Stamp and Aging for MPEG2 Data
The ceLynx uses time stamping to preserve the temporal relationship of MPEG2 (DirecTV
) packets in a
transport stream while being transmitted over 1394.
The transmitting ceLynx (transmitting onto 1394) places a time stamp on each MPEG2 cell it transmits. The
time stamp value is the sum of the current value of the 1394 cycle timer and a user programmable transmit
offset value. This value is programmed in register DB(N)CFG2.
The transmitting ceLynx can age a packet (or flush it from the FIFO) if it is not transmitted in time. This is
to avoid transmitting invalid time stamps over 1394. If the packet is not transmitted before the time stamp
plus transmit offset equals the cycle timer, the packet is aged. If transmit aging is used, a transmit offset must
be used.
See Figure 42 for an explanation of packet aging.
Transmit Offset
Packet + Time Stamp
Written To Transmit
Buffer
Packet Aged From
Transmit Buffer if it Has
Not Been Transmitted
Figure 42. MPEG2 Transmit and Aging
The receiving ceLynx decodes the time stamp upon receive. The MPEG2 packet is released to the
application when the incoming time stamp is equal to the current cycle timer. When the data is released to
the application, the HSDI will indicate data is available then the application is able to read data from the
buffer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA9IPZT | 功能描述:IC 1394 STORAGELYNX 100-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| TSB42AA9PZT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9PZTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| TSB42AB4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。