- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA9I (Texas Instruments, Inc.) STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS PDF資料下載
參數(shù)資料
| 型號： | TSB42AA9I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| 中文描述： | STORAGELYNX 1394鏈路層的ATA控制器/ ATAPI儲存產(chǎn)品 |
| 文件頁數(shù)： | 70/183頁 |
| 文件大?。?/td> | 798K |
| 代理商： | TSB42AA9I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
55
Table 55. Bit Description for Packet Control Token
BIT NAME
DESCRIPTION
Size
Size of the packet in quadlets
S
This bit is set when the token is attached to a self-ID packet.
P
This bit is set when the token is attached to a PHY packet.
rsv
Reserved
ACK
ACK code from the link receiver (5 bits). ACK code meanings are explained in Table 510.
pad
Number of bytes padded (e.g. data_length = 9
pad = 3)
spd
Speed code of the received packet
The default configuration for ceLynx is receive asynchronous data through buffer 5. The self-ID packets and
PHY configuration packets are received through buffer 6. These configurations can be changed in the
STREAMTYPE bits in the DB(N)CFG0 registers.
The asynchronous receive control bits are located in register RXDP(N)CFG1. These bits are active only
when the associated buffer is configured and enabled for asynchronous receive. Table 56 includes
information on asynchronous receive control. There are four general categories for asynchronous receive
control: nonbroadcast asynchronous, broadcast asynchronous, self-IDs, and PHY packets. Any
combination of control bits can be used for a selected buffer,
except
broadcast and nonbroadcast packets
cannot be received in the same buffer with a fixed configuration.
The receive asynchronous packet is steered to the lowest numbered buffer whose requirements are
satisfied.
Table 56. Asynchronous Receive Control
ASYNCHRONOUS PACKET RECEIVED
If set, then
only
broadcast packets are received by the selected buffer. This includes packets with
3FF destination ID only.
If set, then PHY packets are received by the selected buffer. This control bit can be used in
conjunction with any of the other control bits.
If set, then self-ID packets are received to the selected buffer. This control bit can be used in
conjunction with any of the other control bits.
If set, then all nonbroadcast asynchronous packets addressed to this node are received by the
selected buffer regardless of the 48-bit serial bus address contained in the asynchronous packet
header. This does not include PHY packets, self-ID packets, or broadcast packets.
CONTROL BIT
BROADCAST
RCVPHYPKT
RCVSELFID
RCVALLADDR
INITMEMLO
Destination address: bus, node, 00000, 0000000
If set, then all asynchronous packets addressed to lower half of initial space of IEEE 1394-1995 are
received by the selected buffer. This only includes packets with destination address between (bus,
node, 00000,0000000
bus, node, 7FFFF, FFFFFFF). This does not include PHY packets, self-ID
packets, or broadcast packets.
Destination address: bus, node, 80000, 0000000
If set, then all asynchronous packets addressed to upper half of initial space of IEEE 1394-1995 are
received to the selected buffer. This only includes packets with destination address between (bus,
node, 80000, 0000000
bus, node, FFFFD, FFFFFFF). This does not include PHY packets, self-ID
packets, or broadcast packets.
Destination address: bus, node, FFFFE, 0000000
If set, then all asynchronous packets addressed to private memory space specified by IEEE
1394-1995 are received by the selected buffer. This only includes packets with destination address
between (bus, node, FFFFE, 0000000
bus, node, FFFFE, FFFFFFF).
This does not include PHY
packets, self-ID packets, or broadcast packets.
bus, node, 7FFFF, FFFFFFF
INITMEMHI
bus, node, FFFFD, FFFFFFF
PRIVATE
bus, node, FFFFE, FFFFFFF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA9IPZT | 功能描述:IC 1394 STORAGELYNX 100-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| TSB42AA9PZT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9PZTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| TSB42AB4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。