![](http://datasheet.mmic.net.cn/390000/TSB42AA4I_datasheet_16839080/TSB42AA4I_61.png)
49
4.4.1
PID Filtering Configuration Registers
Table 44. Configuration Registers for PID Filtering
CONFIGURATION REGISTERS
REGISTER NAME
BITS
FUNCTION
PIDA_MASK
PIDB_MASK
31:0
Determines which bits in the data stream PID field are used for comparison in the PID filter.
A value of 1 indicates that bit is used by the PID filter. A setting of 0x0000 0000 means the PID
filter ignores all bits of the PID field.
PIDB_ADDRFLTR1
This register determines the buffer location of data streams that match the PID filter value.
PIDA_ADDRFLTR1
30:28
Buffer address for data streams that match a PID value programmed in filter location 7.
26:24
Buffer address for data streams that match a PID value programmed in filter location 6.
22:20
Buffer address for data streams that match a PID value programmed in filter location 5.
18:16
Buffer address for data streams that match a PID value programmed in filter location 4.
14:12
Buffer address for data streams that match a PID value programmed in filter location 3.
10:8
Buffer address for data streams that match a PID value programmed in filter location 2.
6:4
Buffer address for data streams that match a PID value programmed in filter location 1.
2:0
Buffer address for data streams that match a PID value programmed in filter location 0.
PIDB_ADDRFLTR2
This register determines the buffer location of data streams that match the PID filter value.
PIDA_ADDRFLTR2
30:28
Buffer address for data streams that match a PID value programmed in filter location 15.
26:24
Buffer address for data streams that match a PID value programmed in filter location 14.
22:20
Buffer address for data streams that match a PID value programmed in filter location 13.
18:16
Buffer address for data streams that match a PID value programmed in filter location 12.
14:12
Buffer address for data streams that match a PID value programmed in filter location 11.
10:8
Buffer address for data streams that match a PID value programmed in filter location 10.
6:4
Buffer address for data streams that match a PID value programmed in filter location 9.
2:0
Buffer address for data streams that match a PID value programmed in filter location 8.
PIDB_FLTRACC
31:0
PID filter access. Use this register to load 32-bit PID comparison values.
PIDA_FLTRACC
PIDB_CSR
1
PIDFLTR_RST Used to reset filter and pointer values.
PIDA_CSR
0
PIDFLTR_EN Enable for PID filter
NOTE: PIDA indicates HSDIA port.
PIDB indicates HSDIB port.
4.4.2
PID Filter Example
An MPEG2 transport stream containing PIDs 0x000, 0x001, 0x300, 0x301, 0x302, and 0x1FFF is
transported from the application to the ceLynx HSDIA for transmission on the 1394 interface. The application
needs to set up the ceLynx to transmit PIDs 0x000, 0x001, 0x301, and 0x302 only. Only packets with these
PIDs are transmitted over 1394.
Step 1:
Set up the PID filter mask for HSDIA. For the MPEG2 transport stream in this example, the PID
is located in bits 208 of the first four bytes of MPEG2 data. A value of 1 in the PID filter mask
register indicates which bits are used for the compare.
Bit 20
Bit 8
Register 0x090 PIDA_MASK = 0000 0000 0001 1111 1111 1111 0000 0000 = 0x001F FF00