
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 2-10. EMIFA Terminal Functions (EMIFA Pinout Mode 1, AEM[2:0] = 001) (continued)
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
ZWT
NO.
ZDU
NO.
NAME
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
GPIO.
For EMIFA (NAND), this pin is Chip Select 2 output EM_CS2 for use
with NAND flash.
This is the chip select for the default boot and ROM boot modes.
G0/EM_CS2/
GP[12]
IPD
DV
DD33
C19
C22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
GPIO.
For EMIFA (NAND), this pin is Chip Select 3 output EM_CS3 for use
with NAND flash.
LCD_OE/EM_CS3/
GP[13]
IPD
DV
DD33
C18
D22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
GPIO.
For EMIFA (NAND), it is Chip Select 4 output EM_CS4 for use with
NAND flash.
VSYNC/EM_CS4/
GP[32]
IPD
DV
DD33
E19
H22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
This pin is multiplexed between VPBE (VENC), EMIFA (NAND), and
GPIO.
For EMIFA (NAND), it is Chip Select 5 output EM_CS5 for use with
NAND flash.
HSYNC/EM_CS5/
GP[33]
IPD
DV
DD33
F19
J22
I/O/Z
Note:
This pin features an internal pulldown (IPD). If this pin is
connected and used as an EMIFA chip select signal, for proper device
operation, an external pullup resistor
must
be used to ensure the
EM_CSx function defaults to an inactive (high) state.
COUT0/EM_D0/
GP[14]
COUT1/EM_D1/
GP[15]
COUT2/EM_D2/
GP[16]
COUT3/EM_D3/
GP[17]
COUT4/EM_D4/
GP[18]
COUT5/EM_D5/
GP[19]
COUT6/EM_D6/
GP[20]
COUT7/EM_D7/
GP[21]
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
IPD
DV
DD33
D16
E21
I/O/Z
D18
G20
I/O/Z
D17
E22
I/O/Z
These pins are multiplexed between VPBE (VENC), EMIFA (NAND),
and GPIO.
E16
F20
I/O/Z
For EMIFA (NAND) AEM[2:0] = 001, these are the 8-bit bi-directional
data bus (EM_D[7:0]).
E18
G21
I/O/Z
E17
F22
I/O/Z
F16
F21
I/O/Z
F17
H20
I/O/Z
36
Device Overview
Submit Documentation Feedback