
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 3-19. PINMUX0 Register Bit Descriptions (continued)
Bit
Field Name
Description
Pins Controlled
Chip Select 3 Select.
Sub-Block 1
00 = GPIO pin (GP13) (
default
)
LCD_OE/EM_CS3/GP[13]
11:10
CS3SEL
01 = EMIFA Chip Select 3 (EM_CS3)
The PINMUX0 field CS3SEL alone controls the
muxing of this pin.
10 = VENC LCD Output Enable (LCD_OE)
11 = Reserved
Chip Select 4 Select.
Sub-Block 1
00 = GPIO pin (GP32) (
default
)
VSYNC/EM_CS4/GP[32]
9:8
CS4SEL
01 = EMIFA Chip Select 4 (EM_CS4)
The PINMUX0 field CS4SEL alone controls the
muxing of this pin.
10 = VENC Vertical Sync (VSYNC)
11 = Reserved
Chip Select 5 Select.
Sub-Block 1
00 = GPIO pin (GP33) (
default
)
HSYNC/EM_CS5/GP[33]
7:6
CS5SEL
01 = EMIFA Chip Select 5 (EM_CS5)
The PINMUX0 field CS5SEL alone controls the
muxing of this pin.
10 = VENC Horizontal Sync (HSYNC)
11 = Reserved
Sub-Block 1
VCLK/GP[31]
YOUT7/GP[29]
YOUT6/GP[28]
YOUT5/GP[27]
YOUT4/GP[26]
YOUT3/GP[25]
YOUT2/GP[24]
YOUT1/GP[23]
YOUT0/GP[22]
VENC Mode Select.
00 = No VENC supported.
9 pins function as GPIO (GP[31], GP[29:22]). The remaining 8 pins function as
GPIO/EMIFA based on AEM setting.
01 = 8-bit VENC supported.
VENC VCLK, YOUT[7:0] functions
are
pinned out. The remaining 8 pins function
as GPIO/EMIFA based on AEM setting.
The PINMUX0 field VENCSEL alone controls
the muxing of these 9 pins.
5:4
VENCSEL
COUT7/EM_D[7]/GP[21]
COUT6/EM_D[6]/GP[20]
COUT5/EM_D[5]/GP[19]
COUT4/EM_D[4]/GP[18]
COUT3/EM_D[3]/GP[17]
COUT2/EM_D[2]/GP[16]
COUT1/EM_D[1]/GP[15]
COUT0/EM_D[0]/GP[14
10 = 16-bit VENC supported.
These pins function as VENC VCLK, YOUT[7:0], and COUT[7:0].
Applicable
only
if AEM = 0 (000b), 3 (011b), 4 (100b).
11 = Reserved
The combination of PINMUX fields VENCSEL
and AEM control the muxing of these 8 pins.
(1)
Reserved. For proper device operation, the user should only write "0" to this bit
(
default
).
3
RSV
Device Configurations
108
Submit Documentation Feedback