
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 2-9. EMIFA Terminal Functions (Boot Configuration)
SIGNAL
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
ZWT
NO.
ZDU
NO.
NAME
EMIFA: BOOT CONFIGURATION
These pins are multiplexed between the VPBE (VENC), EMIFA, and
IPD
GPIO. When RESET or POR is asserted, these pins function as
DV
DD33
EMIFA configuration pins. At reset if AEM[2:0] = 001 (EMIFA in 8-bit
Async mode), then the input states of AEAW[2:0] are sampled to set
IPD
the EMIFA Address Bus Width. After reset, these pins function as
DV
DD33
VPBE (VENC), EMIFA, or GPIO pin functions based on pin mux
selection.
For more details on the AEAW/PLLMS functions, see
Section 3.5.1.2
,
DV
DD33
EMIFA Address Bus Width (AEAW) and Fast Boot PLL Multiplier
Select (PLLMS)
.
IPD
These pins are multiplexed between the VPBE (VENC), EMIFA, and
DV
DD33
GPIO. When RESET or POR is asserted, these pins function as
EMIFA configuration pins. At reset, the input states of AEM[2:0] are
IPD
sampled to set the EMIFA Pinout Mode.
DV
DD33
For more details, see
Section 3.5.1
,
Configurations at Reset
. After
reset, these pins function as VPBE (VENC), EMIFA, or GPIO pin
IPD
functions based on pin mux selection.
DV
DD33
For more details on the AEM functions, see
Section 3.5.1.1
,
EMIFA
Pinout Mode (AEM[2:0])
.
R0/EM_A[4]/
GP[10]/
(AEAW2/PLLMS2)
G1/EM_A[1]/
(ALE)/GP[9]/
(AEAW1/PLLMS1)
A17
B21
I/O/Z
A16
B20
I/O/Z
B1/EM_A[2]/
(CLE)/GP[8]/
(AEAW0/PLLMS0)
B16
A20
I/O/Z
B2/EM_BA[1]/
GP[5]/(AEM0)
R2/EM_BA[0]/
GP[6]/(AEM1)
C16
C20
I/O/Z
C17
E20
I/O/Z
R1/ EM_A[0]/
GP[7]/(AEM2)
B17
C21
I/O/Z
(1)
(2)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external
pullup/pulldown resistors are required, see
Section 3.9.1
,
Pullup/Pulldown Resistors
.
Specifies the operating I/O supply voltage for each signal
(3)
Device Overview
32
Submit Documentation Feedback