
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 6-7. DM6437 EDMA Registers
(continued)
HEX ADDRESS
0x01C0 2204
0x01C0 2208
0x01C0 220C
0x01C0 2210
0x01C0 2214
0x01C0 2218
0x01C0 221C
0x01C0 2220
0x01C0 2224
0x01C0 2228
0x01C0 222C
0x01C0 2230
0x01C0 2234
0x01C0 2238
0x01C0 223C
0x01C0 2240
0x01C0 2244
0x01C0 2248 - 0x01C0 224C
0x01C0 2250
0x01C0 2254
0x01C0 2258
0x01C0 225C
0x01C0 2260
0x01C0 2264
0x01C0 2268
0x01C0 226C
0x01C0 2270
0x01C0 2274
0x01C0 2278
0x01C0 227C
0x01C0 2280
0x01C0 2284
0x01C0 2288
0x01C0 228C
0x01C0 2290
0x01C0 2294
0x01C0 2298 - 0x01C0 23FC
0x01C0 2400 - 0x01C0 25FC
0x01C0 2600 - 0x01C0 27FC
0x01C0 2800 - 0x01C0 29FC
0x01C0 2A00 - 0x01C0 2BFC
0x01C0 2C00 - 0x01C0 2DFC
0x01C0 2E00 - 0x01C0 2FFC
0x01C0 2FFD - 0x01C0 3FFF
0x01C0 4000 - 0x01C0 4FFF
0x01C0 5000 - 0x01C0 7FFF
0x01C0 8000 - 0x01C0 FFFF
ACRONYM
ECR
ECRH
ESR
ESRH
CER
CERH
EER
EERH
EECR
EECRH
EESR
EESRH
SER
SERH
SECR
SECRH
-
IER
IERH
IECR
IECRH
IESR
IESRH
IPR
IPRH
ICR
ICRH
IEVAL
-
QER
QEER
QEECR
QEESR
QSER
QSECR
-
-
-
-
-
-
-
-
-
-
-
REGISTER NAME
Event Register High
Event Clear Register
Event Clear Register High
Event Set Register
Event Set Register High
Chained Event Register
Chained Event Register High
Event Enable Register
Event Enable Register High
Event Enable Clear Register
Event Enable Clear Register High
Event Enable Set Register
Event Enable Set Register High
Secondary Event Register
Secondary Event Register High
Secondary Event Clear Register
Secondary Event Clear Register High
Reserved
Interrupt Enable Register
Interrupt Enable Register High
Interrupt Enable Clear Register
Interrupt Enable Clear Register High
Interrupt Enable Set Register
Interrupt Enable Set Register High
Interrupt Pending Register
Interrupt Pending Register High
Interrupt Clear Register
Interrupt Clear Register High
Interrupt Evaluate Register
Reserved
QDMA Event Register
QDMA Event Enable Register
QDMA Event Enable Clear Register
QDMA Event Enable Set Register
QDMA Secondary Event Register
QDMA Secondary Event Clear Register
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Parameter Set RAM (see
Table 6-8
)
Reserved
Reserved
Submit Documentation Feedback
Peripheral Information and Electrical Specifications
181