參數(shù)資料
型號(hào)： TLIU04C1
英文描述： TLIU04C1 Quad T1/E1 Line Interface
中文描述： TLIU04C1四T1/E1線路接口
文件頁(yè)數(shù)： 46/100頁(yè)
文件大?。?/td> 1321K
代理商： TLIU04C1
Advance Data Sheet, Rev. 2
TLIU04C1 Quad T1/E1 Line Interface
April 1999
46
Lucent Technologies Inc.
Microprocessor Mode
(continued)
Registers
(continued)
Global Control Registers (0100, 0101)
(continued)
Channel Configuration and Control Registers (0110—1001, 1011, 1100)
The control bits in the channel configuration registers in Table 25 are used to select equalization, loopbacks,
AIS generation, channel alarm masking, and the channel powerdown mode for each channel (1—4). The
PWRDN[1—4], MASK[1—4], and XAIS[1—4] bits are active-high. These are read/write registers.
Control bits for zero substitution coding for channels 1—4 are listed in Table 26 and Table 27.
* A numerical suffix identifies the channel number.
Channel suffix not shown in the description.
Table 24. Global Control Register (0101)
Bits
Symbol
Description
Global Control Register (5)
The CDR bit is used to enable and disable the clock/data recovery function.
The JAR is used to enable and disable the jitter attenuator function in the
receive path. The JAR and JAT control bits are mutually exclusive; i.e., either
JAR or the JAT control bit can be set, but not both.
The JAT is used to enable and disable the jitter attenuator function in the trans-
mit path. The JAT and JAR control bits are mutually exclusive; i.e., either JAT or
the JAR control bit should be set, but not both.
The CODE bit is used to enable the B8ZS/HDB3 zero substitution coding. It is
used in conjunction with the DUAL bit and is valid only for single-rail operation.
The DUAL bit is used to select single or dual-rail mode of operation.
The ALM bit selects the transmit and receive data polarity (i.e., active-low or
active-high). The ALM and ACM bits are used together to determine the trans-
mit and receive data retiming modes.
The ACM bit selects the positive or negative edge of the receive clock (RCLK
[1—4]) for receive data retiming. The ACM and ALM bits are used together to
determine the transmit and receive data retiming modes.
The LOSSD bit selects the shutdown function for the digital loss of signal alarm
(DLOS).
0
1
CDR
JAR
2
JAT
3
CODE
4
5
DUAL
ALM
6
ACM
7
LOSSD
Table 25. Channel Configuration Registers (0110—1001)
Bits
Symbol
*
Description
Channel Configuration Registers
(6—9)
The PWRDN bit powers down a channel when not used.
The MASK bit masks all interrupts for the channel.
The XAIS bit enables transmission of an all-ones signal to the line inter-
face.
The LOOPB and LOOPA bits select the channel loopback modes.
0
1
2
PWRDN[1—4]
MASK[1—4]
XAIS[1—4]
3
4
5
LOOPB[1—4]
LOOPA[1—4]
EQC[1—4],
6
7
EQB[1—4],
EQA[1—4]
The EQC, EQB, and EQA bits select the type of service (DS1 or CEPT)
and the associated transmitter cable equalization/termination imped-
ances.
相關(guān)PDF資料
PDF描述
TLIU04C1 Quad T1/E1 Line Interface(四T1/E1線接口)
TLV3011AIDBVR Nanopower, 1.8V, SOT23 Comparator with Voltage Reference
TLV349x CAPACITOR, CLASS Y2 1.0NFCAPACITOR, CLASS Y2 1.0NF; Capacitance:1nF; Voltage rating, AC:250V; Voltage rating, DC:2500V; Capacitor dielectric type:Polypropylene; Series:B81122; Tolerance, +:20%; Tolerance, -:20%; Temp, op.
TLV3011AIDBVT Nanopower, 1.8V, SOT23 Comparator with Voltage Reference
TLV3011AIDCKR Nanopower, 1.8V, SOT23 Comparator with Voltage Reference
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLIXF30001 制造商:GIGA 功能描述:
TLIXF30003 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLIXF30007-852838 制造商:Cortina Systems Inc 功能描述:
TLIXF30009-865852 功能描述:IC OPT TRANSPORT PROC 868-TBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*
TLIXF30010 制造商:Intel 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*