- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385929 > TLC34076M-135 (Texas Instruments, Inc.) Color-Palette(135MHz,與TLC34075兼容，另具24位和16位真彩色模式) PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC34076M-135 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Color-Palette(135MHz,與TLC34075兼容，另具24位和16位真彩色模式) |
| 中文描述： | 顏色調(diào)色板（135MHz，與TLC34075兼容，另具24位和16位真彩色模式） |
| 文件頁數(shù)： | 25/57頁 |
| 文件大?。?/td> | 456K |
| 代理商： | TLC34076M-135 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
2–9
Mode 6b is the XGA compatible (5-6-5) true-color mode. This 16-bit mode has 5 bits of red, 6 bits of green,
and 5 bits of blue data. The overlay function is not enabled in this mode. Refer to Table 2–8 for the exact
bit definitions.
Mode 6c is a multiplexed version of mode 6a that allows two 16-bit TARGA-compatible words to be latched
into the TLC34076M pixel port with one SCLK. In this mode, the 16-bit word latched on pixel-port inputs
P0–P15 is executed first, while the word latched on P16–P31 is executed last. The user should program
the SCLK divide ratio in the output-clock-selection register to /2. Refer to Table 2–8 for the exact bit
definitions.
Mode 6d is a multiplexed version of mode 6b that allows two 16-bit XGA-compatible words to be latched
into the TLC34076M pixel port with one SCLK. In this mode, the 16-bit word latched on pixel-port inputs
P0–P15 is executed first, while the word latched on P16–P31 is executed last. The user should program
the SCLK divide ratio in the output-clock-selection register to /2. Refer to Table 2–8 for the exact bit
definitions.
Mode 6e is a 24-bit true-color mode that features 8 bits of data for each color, as well as 8 bits of overlay
information. The order in which the color and overlay fields appear in the 32-bit word are the reverse of
mode 6f. Refer to Table 2–8 for the exact bit definitions.
Mode 6f is the 24-bit true-color mode used on the TLC34076M. It also features 8 bits of data for each color,
as well as 8 bits of overlay information. Refer to Table 2–8 for the exact bit definitions.
Since only 5 bits (6 bits for green in Mode 6b and 6d) are provided for each color in the 16-bit true-color
modes (6a–6d), the color data is internally shifted by the TLC34076M to the 5 MSB positions (6 MSB
positions for green in Mode 6b and 6d) before being presented to the three-color DACs. The remaining lower
3 bits (Iower 2 bits for green in Modes 6b and 6d) are then set to logic 0.
When in true-color modes 6a or 6c, the internal palette-page register fills the remaining 7 MSBs of overlay
data (see 1.2.3). This occurs because in these modes, there is only one bit of overlay information presented
in the true-color word. In order to enable the true-color data to the DACs, all 8 overlay bits must be at logic
0. This can be accomplished by either writing zeros to the internal palette-page register and the overlay bit,
or by writing zeros to the internal read mask (see 2.4.6).
When in true-color modes 6e or 6f, the data input only works in the 8-bit mode. In other words, if only 6 bits
are to be used, the two LSB inputs for each color must be tied to GND. However, the palette, which is used
by the overlay input, is still governed by 8/6 and the MUXOUT selects 8 bits of data or 6 bits of data
accordingly. 8/6 is also valid in the other 16-bit modes.
Both little- (default) and big-endian data formats are supported by the true-color modes (see section 2.6.1
and Table 2–8 for more information).
2.4.5
The multiplexer is controlled via the 8-bit multiplex-control register. The bit fields of the register are in
Table 2–6 and Table 2–7.
Multiplex-Control Register
To use Table 2–6, suppose that the design goals specify a system with eight data bits per pixel and the lowest
possible SCLK rate. Table 2–6 shows that, for non-VGA-pass-through operation, only mode 4 supports an
8-bit pixel depth. The lowest-possible SCLK rate within mode 4 is 1:4. This set of conditions is selected by
writing the value 1Eh to the multiplex-control register. The pixel-latching sequence column shows that in this
mode, P<7:0> should be connected to the earliest-displayed pixel plane, followed by P<15:8>, P<23:16>,
and then P<31:24> as the last displayed pixel plane. Assuming that VCLK is programmed as dot clock/4,
Table 2–5 shows that the 1:4 SCLK ratio is selected by writing the value 12h to the output-clock-
selection register. The special nibble mode should also be disabled (see Sections 2.9.2 and 2.11.2).
When the multiplex-control register is loaded with 2Dh, the TLC34076M enters the VGA pass-through mode
(the same condition as the default power-up mode). Please refer to Section 2.5.4 for more details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC4501(中文) | Self-Calibrating Dual Operational Amplifier(先進(jìn)LINEPIC，自校準(zhǔn)精密運(yùn)放) |
| TLC4502(中文) | Self-Calibrating Operational Amplifier(先進(jìn)LINEPIC，雙組自校準(zhǔn)精密運(yùn)放) |
| TLC540(中文) | 8-Bit Analog-To-Digital Converters With Serial Control And 11 Inputs(串行控制，75ksps,12通道，8位ADC) |
| TLC541(中文) | 8-Bit Analog-To-Digital Converters With Serial Control And 11 Inputs(串行控制，40ksps,12通道，8位ADC) |
| TLC540I | MOSFET N-CH 100V 41A TO-247AC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC34077 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Video Interface Palette Data Manual |
| TLC34077135FN | 制造商:TI 功能描述:* |
| TLC352 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LinCMOSE DUAL DIFFERENTIAL COMPARATOR |
| TLC352CD | 功能描述:校驗(yàn)器 IC Dual Differential RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| TLC352CDG4 | 功能描述:校驗(yàn)器 IC Dual Low Vltg LinCMOS Differential RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。