參數(shù)資料
型號(hào)： TL16C2552RHB
廠商： Texas Instruments, Inc.
英文描述： 1.8-V to 5-V DUAL UART WITH 16-BYTE FIFOS
中文描述： 1.8 V至5 V雙的UART具有16字節(jié)FIFO
文件頁(yè)數(shù)： 28/34頁(yè)
文件大小： 407K
代理商： TL16C2552RHB
www.ti.com
Modem Control Register (MCR)
The MCR is an 8-bit register that controls an interface with a modem, data set, or peripheral device that is
emulating a modem. The contents of this register are summarized in
Table 3
and are described in the following
bulleted list.
Bit 0: This bit (DTR) controls the DTR output.
Bit 1: This bit (RTS) controls the RTS output.
Bit 2: This bit (OUT1) is reserved for output and can also be used for loopback mode.
Bit 3: This bit (OUT2) controls the high-impedance state output buffer for the INT signal and the OP output.
When low, the INT signal is in a high-impedance state and OP is high. When high, the INT signal is enabled
and OP is low. OP is presented on MF when AFR (2:1) = 00.
Bit 4: This bit (LOOP) provides a local loop back feature for diagnostic testing of the ACE. When LOOP is
set, the following occurs:
– The transmitter TX is set high.
– The receiver RX is disconnected.
– The output of the TSR is looped back into the receiver shift register input.
– The four modem control inputs (CTS, DSR, CD, and RI) are disconnected.
– The four modem control outputs (DTR, RTS, OUT1, and OUT2) are internally connected to the four
modem control inputs.
– The four modem control outputs are forced to the inactive (high) levels.
Bit 5: This bit (AFE) is the autoflow control enable. When set, the autoflow control as described in the
detailed description is enabled.
In the diagnostic mode, data that is transmitted is immediately received. This allows the processor to verify
the transmit and receive data paths to the ACE. The receiver and transmitter interrupts are fully operational.
The modem control interrupts are also operational, but the modem control interrupt's sources are now the
lower four bits of the MCR instead of the four modem control inputs. All interrupts are still controlled by the
IER.
The ACE flow can be configured by programming bits 1 and 5 of the MCR as shown in
Table 8
.
Modem Status Register (MSR)
The MSR is an 8-bit register that provides information about the current state of the control lines from the
modem, data set, or peripheral device to the CPU. Additionally, four bits of this register provide change
information; when a control input from the modem changes state, the appropriate bit is set. All four bits are
cleared when the CPU reads the MSR. The contents of this register are summarized in
Table 3
and are
described in the following bulleted list.
Bit 0: This bit is the change in clear-to-send (
CTS) indicator.
CTS indicates that the CTS input has
changed state since the last time it was read by the CPU. When
CTS is set (autoflow control is not enabled
and the modem status interrupt is enabled), a modem status interrupt is generated. When autoflow control is
enabled (
CTS is cleared), no interrupt is generated.
Bit 1: This bit is the change in data set ready (
DSR) indicator.
DSR indicates that the DSR input has
changed state since the last time it was read by the CPU. When
DSR is set and the modem status
interrupt is enabled, a modem status interrupt is generated.
Bit 2: This bit is the trailing edge of the ring indicator (TERI) detector. TERI indicates that the RI input to the
chip has changed from a low to a high level. When TERI is set and the modem status interrupt is enabled, a
modem status interrupt is generated.
Bit 3: This bit is the change in data carrier detect (
DCD) indicator.
DCD indicates that the DCD input to
the chip has changed state since the last time it was read by the CPU. When
DCD is set and the modem
status interrupt is enabled, a modem status interrupt is generated.
TL16C2552
SLWS163A–SEPTEMBER 2005–REVISED JUNE 2006
Table 8. ACE Flow Configuration
MCR BIT 5 (AFE)
1
1
0
MCR BIT 1 (RTS)
1
0
X
ACE FLOW CONFIGURATION
Auto-RTS and auto-CTS enabled (autoflow control enabled)
Auto-CTS only enabled
Auto-RTS and auto-CTS disabled
28
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
TL16PC564BLVPZ Tools, Stencil; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes
TL16PC564BLV PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL172C NORMALLY OFF SILICON HALL-EFFECT SWITCH
TL2218-285YPW EXCALIBUR CURRENT-MODE SCSI TERMINATOR
TL2218 EXCALIBUR CURRENT-MODE SCSI TERMINATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TL16C2752 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:1.8-V to 5-V DUAL UART WITH 64-BYTE FIFOS
TL16C2752FN 功能描述:UART 接口集成電路 1.8V to 5V Dual UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16C2752FNG4 功能描述:UART 接口集成電路 1.8V to 5V Dual UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16C2752FNR 功能描述:UART 接口集成電路 1.8V to 5V Dual UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16C2752FNRG4 功能描述:UART 接口集成電路 1.8V to 5V Dual UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*