- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373631 > TFRA08C13 (Lineage Power) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號(hào)： | TFRA08C13 |
| 廠商： | Lineage Power |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 132/188頁 |
| 文件大?。?/td> | 3047K |
| 代理商： | TFRA08C13 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁當(dāng)前第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
132
L Lucent Technologies Inc.
Framer Register Architecture
(continued)
Table 73. Facility Event Register-2 (FRM_SR4) (Y04)
Bit
0
Symbol
NFA
Description
New Frame Alignment.
A 1 indicates the receive framer established a new frame align-
ment which differs from the previous alignment.
Signaling Superframe Alignment.
A 1 indicates the receive framer has established the
signaling superframe alignment. In the SF modes (D4 and SLC-96) and CEPT modes,
this alignment is established only after primary frame alignment is determined.
T1 Line Loopback Off Code Detect.
A 1 indicates the receive framer detected the DS1
line loopback disable code in the payload. This code is defined in AT&T Technical Refer-
ence 62411as a framed 001 pattern where the frame bit is inserted into the pattern.
New Biframe Alignment Established.
A 1 indicates the transmit framer has established
a biframe alignment for the transmission of transparent Si and or Sa bits from the system
data in the CEPT mode.
T1 Line Loopback On Code Detect.
A 1 indicates the receive framer detected the line
loopback enable code in the payload. This code is defined in AT&T Technical Reference
62411 as a framed 00001 pattern where the frame bit is inserted into the pattern.
New CEPT CRC-4 Multiframe Alignment.
A 1 indicates the CEPT CRC-4 multiframe
alignment in the receive framer has been established.
ESF FDL Payload Loopback On Code Detect.
A 1 indicates the receive framer
detected the line loopback enable code in the payload. This code is defined in ANSI
T1.403-1995 as a 1111111100101000 pattern in the facility data link, where the leftmost
bit is the MSB.
SLC-96 Receive FDL Stack Ready.
A 1 indicates that the receive FDL stack should be
read. This bit is cleared on read. Data in the receive FIFO must be read within 9 ms of
this interrupt. This bit is
not
updated during loss of frame or signaling superframe align-
ment.
FDL-PLBOFF
ESF FDL Payload Loopback Off Code Detect.
A 1 indicates the receive framer
detected the line loopback disable code in the payload. This code is defined in ANSI
T1.403-1995 as a 1111111101001100 pattern in the facility data link, where the leftmost
bit is the MSB.
1
SSFA
2
LLBOFF
BFA
3
LLBON
CMA
4
FDL-PLBON
SLCRFSR
5
SLCTFSR
SLC-96 Transmit FDL Stack Ready.
A 1 indicates that the transmit FDL stack is ready
for new data. This bit is cleared on read. Data written within 9 ms of this interrupt will be
transmitted in the next SLC-96 D-bit superframe interval.
ESF FDL Line Loopback On Code Detect.
A 1 indicates the receive framer detected
the line loopback enable code in the payload. This code is defined in ANSI T1.403-1995
as a 1111111101110000 pattern in the facility data link, where the leftmost bit is the
MSB.
CEPT Receive Sa Stack Ready.
A 1 indicates that the receive Sa6 stack should be
read. This bit is clear on the first access to the Sa receive stack or at the beginning of
frame 0 of the CRC-4 double-multiframe. Data in the receive FIFO must be read within 4
ms of this interrupt. This bit is
not
updated during LFA.
FDL-LLBOFF
ESF FDL Line Loopback Off Code Detect.
A 1 indicates the receive framer detected
the line loopback disable code in the payload. This code is defined in ANSI T1.403-1995
as a 1111111100011100 pattern in the facility data link, where the leftmost bit is the
MSB.
TSaSR
CEPT Transmit Sa Stack Ready.
A 1 indicates that the transmit Sa stack is ready for
new data. This bit is cleared on the first access to the Sa transmit stack or at the begin-
ning of frame 0 of the CRC-4 double multiframe. Data written within 4 ms of this interrupt
will be transmitted in the next CRC-4 double multiframe interval.
6
FDL-LLBON
RSaSR
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TFS380C | VI TELEFILTER Filter specification |
| TFT0675F | Anti-Aliasing and Reconstruction TFT range |
| TFT0675S | Anti-Aliasing and Reconstruction TFT range |
| TFT1350F | Anti-Aliasing and Reconstruction TFT range |
| TFT1350S | Anti-Aliasing and Reconstruction TFT range |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TFRA08C13-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:TFRA08C13 OCTAL T1/E1 Framer |
| TFRA28J133BAL-1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| TFRA84J13 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| TFRA84J131BL-3-DB | 制造商:LSI Corporation 功能描述:Framer DS0/DS1/DS2/DS3/E1/E2/E3 1.5V/3.3V 909-Pin BGA |
| TFRA84J13DS0 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。