
Lucent Technologies Inc.
123
Preliminary Data Sheet
October 2000
TFRA08C13 OCTAL T1/E1 Framer
Global Register Architecture
REGBANK0 contains the status and programmable control registers for all global functions. The address of these
registers is 000 (hex) to 009 (hex). These registers control the eight channels of the TFRA08C13.
The register bank architecture is shown in Table 59. The register bank consists of 8-bit registers classified as pri-
mary block interrupt status register, primary block interrupt enable register, global loopback control register, global
terminal control register, device identification register, and global internal interface control register.
Table 59. Global Register Set (0x000—0x009)
* The following section describes the global registers inTable 60—Table 67.
Global Register Structure
Framer Block Interrupt Status Register (GREG0)
A bit set to 1 indicates the block has recently generated an interrupt.
This register is cleared on read.
Table 60. Framer Block Interrupt Status Register (GREG0) (000)
Global
Register
Address (hex)
000
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
FRMR8_I
NT
(0)
FRMR8IE
(0)
FDL8_INT
(0)
FDL8IE
(0)
Reserved
(0)
FRMR7_I
NT
(0)
FRMR7IE
(0)
FDL7_INT
(0)
FDL7IE
(0)
IPC
(0)
FRMR6_I
NT
(0)
FRMR6IE
(0)
FDL6_INT
(0)
FDL6IE
(0)
Reserved
(0)
FRMR5_I
NT
(0)
FRMR5IE
(0)
FDL5_INT
(0)
FDL5IE
(0)
ITSC
(0)
FRMR4_I
NT
(0)
FRMR4IE
(0)
FDL4_INT
(0)
FDL4E
(0)
Reserved
(0)
FRMR3_I
NT
(0)
FRMR3IE
(0)
FDL3_INT
(0)
FDL3IE
(0)
SECCTRL
0
(0)
0
0
0
LOMUX0
(0)
EIPLLCK3
(0)
FRMR2_I
NT
(0)
FRMR2IE
(0)
FDL2_INT
(0)
FDL2IE
(0)
SECCTRL
1
(0)
0
1
0
LOMUX1
(0)
EIPLLCK2
(0)
FRMR1_I
NT
(0)
FRMR1IE
(0)
FDL1_INT
(0)
FDL1IE
(0)
SECCTRL
2
(0)
0
1
1
LOMUX2
(0)
EIPLLCK1
(0)
001
002
003
004
005
006
007
008
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
Reserved
(0)
EIPLLCK8
(0)
DIVMUX0
(0)
EIPLLCK7
(0)
DIVMUX1
(0)
EIPLLCK6
(0)
DIVMUX2
(0)
EIPLLCK5
(0)
Reserved
(0)
EIPLLCK4
(0)
009
Bit
0
1
2
3
4
5
6
7
Symbol
FRMR1_INT
FRMR2_INT
FRMR3_INT
FRMR4_INT
FRMR5_INT
FRMR6_INT
FRMR7_INT
FRMR8_INT
Description
Framer 1 Interrupt.
A 1 indicates framer 1 generated an interrupt.
Framer 2 Interrupt.
A 1 indicates framer 2 generated an interrupt.
Framer 3 Interrupt.
A 1 indicates framer 3 generated an interrupt.
Framer 4 Interrupt.
A 1 indicates framer 4 generated an interrupt.
Framer 5 Interrupt.
A 1 indicates framer 5 generated an interrupt.
Framer 6 Interrupt.
A 1 indicates framer 6 generated an interrupt.
Framer 7 Interrupt.
A 1 indicates framer 7 generated an interrupt.
Framer 8 Interrupt.
A 1 indicates framer 8 generated an interrupt.