- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372453 > TDA9105 (意法半導(dǎo)體) Deflection Processor for Multisync Monitors(偏轉(zhuǎn)處理器) PDF資料下載
參數(shù)資料
| 型號： | TDA9105 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Deflection Processor for Multisync Monitors(偏轉(zhuǎn)處理器) |
| 中文描述： | 偏轉(zhuǎn)處理器的多頻顯示器（偏轉(zhuǎn)處理器） |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 339K |
| 代理商： | TDA9105 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
OPERATINGDESCRIPTION
(continued)
VERTICALPART
(continued)
Function
When the synchronisationpulse is not present, an
internal current source sets the free running fre-
quency. For an external capacitor,C
OSC
= 150nF,
the typicalfree running frequencyis 100Hz.
Typical free running frequency can be calculated
by :
f
0
(
Hz
) =
1.5
10
5
1
C
OSC
(
nF
)
A negative or positive TTL level pulse applied on
Pin 34 (VSYNC) can synchronise the ramp in the
frequencyrange [fmin, fmax].This frequencyrange
depends on the external capacitor connected on
Pin 27. A capacitor in the range [150nF, 220nF] is
recommanded for application in the following
range: 50Hzto 120Hz.
Typical maximum andminimum frequency,at 25
°
C
and without any correction (S correction or C cor-
rection), can be calculated by :
f
max
= 2.5
f
0
and f
min
= 0.33
f
0
If S or C corrections are applied,these values are
slighty affected.
If an externalsynchronisation pulse is applied, the
internal oscillator is automaticaly caught but the
amplitude is no more constant. An internalcorrec-
tion is activated to adjust it in less than half a
second: the highest voltageof the ramp on Pin27
is sampledonthesamplingcapacitorconnectedon
Pin 25 (VAGCCAP) at each clock pulse and a
transconductanceamplifier generates the charge
current of the capacitor. The ramp amplitude be-
comes again constant.
Itis recommandedto usea AGCcapacitorwithlow
leakage current. Avaluelower than100nAis man-
datory.
Pin 36, Vfly is the vertical flyback input used to
generate the composite blanking signal. If Vfly is
not used, (V
REF
- 0.5), at minimum, must be con-
nected to thisinput.
DC Control Adjustments
Then, S and C correction shapescan be addedto
this ramp. This frequency independent S and C
corrections are generated internally; their ampli-
tude are DC adjustable on Pin 28 (V
SAMP
) and
Pin 29 (COR-C).
S correction is non effectivefor V
SAMP
lower than
V
REF
/4 and maximumfor V
SAMP
= 3/4
V
REF
.
C correctionis non effectivefor COR-C grounded
and maximumfor :
COR-C = V
REF
/4 or COR-C = 3/4
V
REF
.
Endly,theamplitudeof thisSandC correctedramp
can be adjusted by the voltage applied on Pin 31
(V
AMP
). The adjusted ramp is available on Pin 30
(V
OUT
) to drive an externalpower stage. The gain
of thisstageistypically
±
30%whenvoltage applied
on Pin31 is in the range V
REF
/4 to 3/4
V
REF
. The
DC value of this ramp is kept constant in the
frequency range , for any correction applied on it.
Its typicalvalue is : V
DCOUT
= V
MID
= 7/16
V
REF
.
ADC voltage is available on Pin 32 (V
DCOUT
). Itis
driven bythe voltage appliedon Pin33 (V
POS
)
For a voltage control range between V
REF
/4 and
3/4
V
REF
, the voltage availableon Pin 32 is :
V
DCOUT
= 7/16
V
REF
±
300mV.
So, theV
DCOUT
voltageis correlated withDCvalue
of V
OUT
. It increases the accuracywhen tempera-
ture varies.
Basic Equations
In firstapproximation,theamplitude of theramp on
Pin 30 (V
OUT
) is :
V
OUT
- V
MID
= (V
CAP
- V
MID
) [1 + 0.16
(V
AMP
- V
REF
/2)]
with V
MID
= 7/16
V
REF
; typically 3.5V
V
MID
isthemiddlevalueof therampon Pin27
V
CAP
= V
27
, ramp with fixed amplitude.
On Pin32 (V
DCOUT
), the voltage (in volts) is calcu-
lated by : V
DCOUT
=V
MID
+ 0.16
(V
POS
- V
REF
/2).
V
POS
is the voltageappliedon Pin33.
The current available on Pin 27
(when V
SAMP
= V
REF
/4) is :
I
OSC
= 3/8
V
REF
C
OSC
f
C
OSC
: capacitorconnectedon Pin27
f synchronisationfrequency
The recommanded capacitor value on Pin 25
(V
AGC
) is 470nF.Its ensuresa goodstability of the
internal closed loop.
TDA9105
22/32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9106A | LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9106 | LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDE1737 | Interface Circuit - Relay and Lamp-Driver(接口電路(單片放大器驅(qū)動繼電器和電子管)) |
| TDE1779ASP | DUAL 2-A SOURCE DRIVER |
| TDF1779 | DUAL 2-A SOURCE DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9105A | 制造商:Panasonic Industrial Company 功能描述:IC |
| TDA9106 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9106A | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
| TDA9108 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MONITOR HORIZONTAL PROCESSOR |
| TDA9109 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW-COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。