- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385913 > TC9324F (Toshiba Corporation) Single-Chip DTS Microcontroller (DTS-20) PDF資料下載
參數(shù)資料
| 型號： | TC9324F |
| 廠商： | Toshiba Corporation |
| 英文描述： | Single-Chip DTS Microcontroller (DTS-20) |
| 中文描述： | 單芯片微丘（丘- 20） |
| 文件頁數(shù)： | 36/101頁 |
| 文件大?。?/td> | 1831K |
| 代理商： | TC9324F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
TC9324F
2002-02-08
36
2. Interrupt Acceptance Procedure
An interrupt request is held until either the interrupt is accepted or the interrupt latch is reset to 0 by a
system reset or by software. The following describes the interrupt acceptance operation.
1) The peripheral hardware outputs an interrupt request signal if the interrupt conditions are
satisfied and sets the interrupt latch to 1.
2) When the interrupt enable flag for the interrupt source and the master enable flag are set to 1,
the interrupt latch for the accepted interrupt source is reset to 0.
3) The interrupt master enable flag is reset to 0 and the interrupt is disabled.
4) The contents of the stack pointer are decremented by 1.
5) The contents of the program counter are saved to the stack register. At that time, the contents of
the program counter have the address following the address when the interrupt was accepted or
enabled.
6) The contents of the vector address corresponding to the accepted interrupt are loaded to the
program counter.
7) The vector address contents are executed.
Steps (1) to (6) above are executed in one instruction cycle. This instruction cycle is called an interrupt
cycle.
Note: The stack pointer can specify up to 16 stack register levels. The contents of the stack pointer cannot be
refered.
With an interrupt enable period
With an interrupt hold period
Instruction
EI
instruction
Individual
enable
flag set to
1
Interrupt
cycle
IMF
(master enable flag)
interrupt signal
Interrupt signal
IL
(interrupt latch)
EF
(individual enable flag)
One instruction cycle
Interrupt enable period
Interrupt accepted
Interrupt handling
routine
Instruction
EI
instruction
Individual
enable
flag set to
1
Interrupt
cycle
IMF
(master enable flag)
interrupt signal
Interrupt signal
IL
(interrupt latch)
EF
(individual enable flag)
Interrupt hold period
Interrupt accepted
Interrupt handling
routine
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TC9335F-001 | 2-CHANNEL DSP WITH 1-BIT DIGITAL TO ANALOG CONVERTER |
| TC93P27F | TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic |
| TC9444F | Single-Chip karaoke IC II |
| TC9462F | DIGITAL SERVO SINGLE CHIP PROCESSOR BUILT IN 1BIT DA CONVERTER |
| TC9464FN | TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TC9325F | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:Single-Chip DTS Microcontroller (DTS-20) |
| TC9327 | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:DTS MICROCONTROLLER |
| TC9327BFG | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:DTS Microcontroller (DTS-21) |
| TC9327F | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:DTS MICROCONTROLLER |
| TC9328AF | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:Portable Audio DTS Controller (DTS-21) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。