參數(shù)資料
型號(hào): STPCD0175BTI3
廠商: 意法半導(dǎo)體
元件分類: 微處理器
英文描述: PC Compatible Embedded Microprocessor
中文描述: PC兼容嵌入式微處理器
文件頁(yè)數(shù): 28/48頁(yè)
文件大?。?/td> 762K
代理商: STPCD0175BTI3
STRAP OPTION
28/48
Issue 1.7 - February 8, 2000
Note; Setting of Strap Options MD [15:2] have no
effect on the DRAM Controller but are purely
meant for software issues. i.e. Readable in a reg-
ister.
3.1 Power on strap registers description
3.1.1 Strap register 0 Index 4Ah (Strap0)
Bits 7-0; This register reflect the status of pins
MD[7:0] respectively. They are expected to be
connected on the system board to the SIMM con-
figuration pins as follows:
Note that the SIMM speed and type information
read here is meant only for thesoftware and is not
used by the hardware. The software must pro-
gram the Host and graphics dram controller con-
figuration registers appropriately based on these
bits.
This register defaults to the values sampled on
MD[7:0] pins after reset.
3.1.2 Strap register 1 Index 4Bh (Strap1)
Bits 7-0; This register reflect the status of pins
MD[15:8] respectively. They are expected to be
connected on the system board to the SIMM con-
figuration pins as follows:
Note that the SIMM speed and type information
read here ismeant only for the software and is not
used by the hardware. The software must pro-
gram the Host and graphics dram controller con-
figuration registers appropriately based on these
bits.
This register defaults to the values sampled on
MD[15:8] pins after reset.
3.1.3 Strap register 2 Index 4Ch (Strap2)
Bits 4-0; This register reflect the status of pins
MD[20:16] respectively.They are use by the chip
as follows:
Bit 4-2; Reserved.
Bit 1; This bit reflects the
value sampled on
MD[17] pin
and controls the PCI clock output as
follows:
0: PCI clock output = HCLK / 2
1: PCI clock output = HCLK / 3.
Bit 0; Reserved.
This register defaults to the values sampled on
MD[20:16] pins after reset.
MD38
MD39
MD40
MD41
MD42
MD43
-
-
-
-
-
-
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Memory
Data
Lines
Refer to
Designation
Location
Actual
Settings
Set to ’0’
Set to ’1’
Bit Sampled
Bit 7
Bits 6-5
Bit 4
Bits 3-2
Bit 1
Bit 0
Description
SIMM 0 DRAM type
SIMM 0 speed
SIMM 1 DRAM type:
SIMM 1 speed
Reserved
Reserved
Bit Sampled
Bit 7
Bits 6-5
Bit 4
Bits 3-2
Bit 1
Bit 0
Description
SIMM 2 DRAM type
SIMM 2 speed
SIMM 3 dram type
SIMM 3 speed
Reserved
Reserved
相關(guān)PDF資料
PDF描述
STPD0175BTI3 PC Compatible Embedded Microprocessor
STPD0166BTA3 RP15 (F) Series - Powerline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 3.3V; 2:1 Wide Input Voltage Range; 15 Watts Output Power; 1.6kVDC Isolation; UL Certified; Fixed Operating Frequency; Six-Sided Continuous Shield; Standard 50.8 x25.4x10.2mm Package; Efficiency to 88%
STPD0175BTA3 PC Compatible Embedded Microprocessor
STPCE1EDBC X86 Core General Purpose PC Compatible System - on - Chip
STPCE1 STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STPCE1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC ELITE DATASHEET / X86 CORE GENERAL PURPOSE PC COMPATIBLE SYSTEM ON CHIP
STPCE1DDBC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
STPCE1DDBI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
STPCE1EDBC 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip
STPCE1EDBI 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:X86 Core General Purpose PC Compatible System - on - Chip