參數(shù)資料
型號(hào)： STP1081ABGA-125
元件分類： 微控制器/微處理器
英文描述： SPECIALTY MICROPROCESSOR CIRCUIT, PBGA256
封裝： PLASTIC, BGA-256
文件頁(yè)數(shù)： 3/32頁(yè)
文件大小： 478K
代理商： STP1081ABGA-125
11
Companion Device for 250/300 MHz UltraSPARC-II Systems
UltraSPARC
-II Data Buffer (UDB-II)
STP1081
Preliminary
July 1997
SIGNAL DESCRIPTIONS
Symbol
Type
Name and Function
EDATA[63:0]
I/O
The UDB-II transfers data over this bus with both the E-Cache SRAMs and the
UltraSPARC-II. On E-Cache misses, this bus is an output, and supplies data to the
E-Cache RAMs from one of its buffers. On E-Cache write backs, data is transferred from
the E-Cache RAMs on this bus into one of the UDB-II microchip buffers. Each of the two
UDB-II microchips handle half the width of the 128-bit data bus from the UltraSPARC-II and
E-Cache. Noncacheable loads and stores transfer data directly between the
Ultra-SPARC-II and the UDB-II data buffers on this bus. For enabling and disabling ECC,
the UDB-II also supports ASI loads and stores from the Ultra-SPARC-II over this bus. This
allows writing or reading of certain control and status registers on the UDB-II for ECC
purposes.
EDPAR[7:0]
I/O
This signal provides eight parity bits for E-Cache data.
SYSDATA[63:0]
I/O
The UDB-II transfers data to the system interconnect over this bus. Data is transferred at
the system interconnect clock rate.
SYSECC[7:0]
I/O
For each write by UltraSPARC-II to the system interconnect, UDB-II generates eight ECC
check bits for each 64-bit piece of data being transferred. The SYSECC bus is then
congured as an output. On input, good ECC check bits generated by slaves are
transferred to the UDB-II over this bus, and checked inside the UDB-II.
CE
O
This pin is driven by the UDB-II to tell the UltraSPARC-II that it has detected a correctable
ECC error on the data that it received from the interconnect (that is, a single-bit error). The
delivery of data to the UltraSPARC-II is stalled until that error is corrected.
UE
O
This pin is driven by the UDB-II to tell the UltraSPARC-II that it has detected an
uncorrectable ECC error on the data that it received from the interconnect.
S_REPLY[3:0]
I
These pins are connected to a unidirectional four-bit bus that receives encoded
acknowledgments from the system controller in response to an address transaction sent
out by UltraSPARC-II.
SYSID[4:0]
I
This bus is used to convey a ve-bit system node ID to the UDB-II from the system
interconnect.
SYSCLK[1:0]
I
This is an input, and has the same frequency as the UPA clock. It is a differential, PECL
clock.
EBUS_CLK[1:0]
I
This is an input from the clock controller, and has the same frequency as the clock for the
processor E-Cache bus. It is a differential, PECL clock pair.
EXT_EVENT
I
This is an input signal used to indicate the clock should be stopped. It is a debug signal
which is set inactive on production systems. This signal powers down the chip when
asserted.
PLL_BYPASS
I
When asserted, this pin causes the phase-lock loop to be bypassed. In that case, the clock
from the differential receiver is passed directly to the clock trunk.
RESET_L
I
This signal is asserted when an external reset request occurs.
CNTL[4:0]
I
UltraSPARC-II uses these signals to request the UDB-II to either load its buffers from the
external cache data bus or to drive the content of its buffers on to this bus.
UDB_H
I
This pin is hardwired to VDD for UDB_H (the UDB-II microchip for the most signicant 72
bits) and to GND for UDB_L (the UDB-II microchip for the least signicant 72 bits).
EPD
I
Indicates that the UltraSPARC–II is in power-down mode.
TDI
I
IEEE standard 1149 test data input. This pin is internally pulled to logic 1 when not driven.
相關(guān)PDF資料
PDF描述
STP1081ABGA-150 SPECIALTY MICROPROCESSOR CIRCUIT, PBGA256
STP1091PGA-75 2M X 1, CACHE CONTROLLER, CPGA376
STP1100BGA-100 32-BIT, 100 MHz, RISC PROCESSOR, PBGA272
STP2001QFP MULTIFUNCTION PERIPHERAL, PQFP16
STP2011PGA SPECIALTY MICROPROCESSOR CIRCUIT, PPGA279
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STP1081ABGA-150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
STP1091PGA-75 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Cache Controller
STP1091PGA-90 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Cache Controller
STP10LN80K5 功能描述:MOSFET N-CH 800V 8A TO-220 制造商:stmicroelectronics 系列:MDmesh?? 包裝:管件 零件狀態(tài):有效 FET 類型:MOSFET N 通道，金屬氧化物 FET 功能:標(biāo)準(zhǔn) 漏源極電壓（Vdss）:800V 電流 - 連續(xù)漏極（Id）（25°C 時(shí)）:8A（Tc） 不同?Id，Vgs 時(shí)的?Rds On（最大值）:630 毫歐 @ 4A，10V 不同 Id 時(shí)的 Vgs（th）（最大值）:5V @ 100μA 不同 Vgs 時(shí)的柵極電荷（Qg）:15nC @ 10V 不同 Vds 時(shí)的輸入電容（Ciss）:427pF @ 100V 功率 - 最大值:110W 工作溫度:-55°C ~ 150°C（TJ） 安裝類型:通孔 封裝/外殼:TO-220-3 供應(yīng)商器件封裝:TO-220 標(biāo)準(zhǔn)包裝:50
STP10N105K5 功能描述:MOSFET N-CH 1050V 6A TO-220AB 制造商:stmicroelectronics 系列:MDmesh? K5 包裝:管件 零件狀態(tài):有效 FET 類型:MOSFET N 通道，金屬氧化物 FET 功能:標(biāo)準(zhǔn) 漏源極電壓（Vdss）:1050V（1.05kV） 電流 - 連續(xù)漏極（Id）（25°C 時(shí)）:6A（Tc） 不同?Id，Vgs 時(shí)的?Rds On（最大值）:1.3 歐姆 @ 3A，10V 不同 Id 時(shí)的 Vgs（th）（最大值）:5V @ 100μA 不同 Vgs 時(shí)的柵極電荷（Qg）:21.5nC @ 10V 不同 Vds 時(shí)的輸入電容（Ciss）:545pF @ 100V 功率 - 最大值:130W 工作溫度:-55°C ~ 150°C（TJ） 安裝類型:通孔 封裝/外殼:TO-220-3 供應(yīng)商器件封裝:TO-220 標(biāo)準(zhǔn)包裝:50
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*