參數(shù)資料
型號(hào): SN74V3690-15PEU
廠商: Texas Instruments, Inc.
英文描述: 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
中文描述: 的3.3V的CMOS先入先出存儲(chǔ)器
文件頁數(shù): 15/50頁
文件大?。?/td> 729K
代理商: SN74V3690-15PEU
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690
1024
×
36, 2048
×
36, 4096
×
36, 8192
×
36, 16384
×
36, 32768
×
36
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS668A
NOVEMBER 2001
REVISED MARCH 2003
15
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (see Figure 2 through Figure 22)
SN74V3640-6
SN74V3650-6
SN74V3660-6
SN74V3670-6
SN74V3680-6
SN74V3690-6
SN74V3640-7
SN74V3650-7
SN74V3660-7
SN74V3670-7
SN74V3680-7
SN74V3690-7
SN74V3640-10
SN74V3650-10
SN74V3660-10
SN74V3670-10
SN74V3680-10
SN74V3690-10
SN74V3640-15
SN74V3650-15
SN74V3660-15
SN74V3670-15
SN74V3680-15
SN74V3690-15
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
fclock
tA
tCLK
tCLKH
tCLKL
tDS
tDH
tENS
tENH
tLDS
tLDH
tRS
tRSS
tRSR
tRSF
tRTS
tOLZ
tOE
tOHZ
tWFF
tREF
tPAFA
tPAFS
tPAEA
tPAES
tHF
Clock cycle frequency
166
133.3
100
66.7
MHz
Data access time
2
4.5
2
5
2
6.5
2
10
ns
Clock cycle time
6
7.5
10
15
ns
Clock high time
2.5
3.5
4.5
6
ns
Clock low time
2.5
3.5
4.5
6
ns
Data setup time
1.5
2.5
3.5
4
ns
Data hold time
0.5
0.5
0.5
1
ns
Enable setup time
1.5
2.5
3.5
4
ns
Enable hold time
0.5
0.5
0.5
1
ns
Load setup time
2
3.5
3.5
4
ns
Load hold time
Reset pulse duration
0
0.5
0.5
1
ns
10
10
10
15
ns
Reset setup time
15
15
15
15
ns
Reset recovery time
10
10
10
15
ns
Reset to flag and output time
15
15
15
15
ns
Retransmit setup time
2
3.5
3.5
4
ns
Output enable to output in low impedance
0
0
0
0
ns
Output enable to output valid
2
4.5
2
6
2
6
2
8
ns
Output enable to output in high impedance
2
4.5
2
6
2
6
2
8
ns
Write clock to FF or IR
4.5
5
6.5
10
ns
Read clock to EF or OR
4.5
5
6.5
10
ns
Clock to asynchronous PAF
8.5
12.5
16
20
ns
Write clock to synchronous PAF
4.5
5
6.5
10
ns
Clock to asynchronous PAE
8.5
12.5
16
20
ns
Read clock to synchronous PAE
4.5
5
6.5
10
ns
Clock to HF
9
12.5
16
20
ns
tsk1
Skew time between read clock and
write clock for EF/OR and FF/IR
4.5
5
7
9
ns
tsk2
Skew time between read clock and
write clock for PAE and PAF
All ac timings apply to standard mode and FWFT mode.
Pulse durations less than minimum values are not allowed.
4.5
7
10
14
ns
相關(guān)PDF資料
PDF描述
SN75108AN DUAL LINE RECEIVERS
SN55107AFK DUAL LINE RECEIVERS
SN55107AW DUAL LINE RECEIVERS
SN75109A 5K 20 TURN POTENTIOMETER
SN75109AD DUAL LINE DRIVERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74V3690-6PEU 功能描述:先進(jìn)先出 32768 x 36 Synch 先進(jìn)先出 Memory RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
SN74V3690-7PEU 功能描述:先進(jìn)先出 32768 x 36 Synch 先進(jìn)先出 Memory RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
SN74VLTH162244DLR 制造商:Texas Instruments 功能描述:
SN74VMEH22501ADGG 制造商:Texas Instruments 功能描述:
SN74VMEH22501ADGGR 功能描述:通用總線函數(shù) 8-Bit Univ & 2 1-Bit Bus Trncvr W/3St Otp RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻(最大值): 傳播延遲時(shí)間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel