- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365666 > SN74V3690-15PEU (Texas Instruments, Inc.) 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES PDF資料下載
參數(shù)資料
| 型號： | SN74V3690-15PEU |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES |
| 中文描述： | 的3.3V的CMOS先入先出存儲器 |
| 文件頁數(shù)： | 12/50頁 |
| 文件大?。?/td> | 729K |
| 代理商： | SN74V3690-15PEU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690
1024
×
36, 2048
×
36, 4096
×
36, 8192
×
36, 16384
×
36, 32768
×
36
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS668A
–
NOVEMBER 2001
–
REVISED MARCH 2003
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
empty flag/output ready (EF/OR)
EF/OR is a dual-purpose pin. In the standard mode, the EF function is selected. When the FIFO is empty, EF
goes low, inhibiting further read operations. When EF is high, the FIFO is not empty.
See Figure 8 for timing information.
In FWFT mode, the OR function is selected. OR goes low at the same time the first word written to an empty
FIFO appears valid on the outputs. OR stays low after the RCLK low-to-high transition that shifts the last word
from the FIFO memory to the outputs. OR goes high only with a true read (RCLK with REN = low). The previous
data stays at the outputs, indicating the last word was read. Further data reads are inhibited until OR goes low
again.
See Figure 10 for timing information.
EF/OR is synchronous and updated on the rising edge of RCLK.
In standard mode, EF is a double register-buffered output. In FWFT mode, OR is a triple register-buffered
output.
programmable almost-full flag (PAF)
PAF goes low when the FIFO reaches the almost-full condition. In standard mode, if no reads are performed
after reset (MRS), PAF goes low after (D
–
m) words are written to the FIFO. The PAF goes low after (1024
–
m)
writes for the SN74V3640, (2048
–
m) writes for the SN74V3650, (4096
–
m) writes for the SN74V3660,
(8192
–
m) writes for the SN74V3670, (16384
–
m) writes for the SN74V3680, and (32768
–
m) writes for the
SN74V3690. The offset m is the full offset value. The default setting for this value is shown in Table 2.
In FWFT mode, PAF goes low after (1025
–
m) writes for the SN74V3640, (2049
–
m) writes for the SN74V3650,
(4097
–
m) writes for the SN74V3660, (8193
–
m) writes for the SN74V3670, (16385
–
m) writes for the
SN74V3680, and (32769
–
m) writes for the SN74V3690. The offset m is the full offset value. The default setting
for this value is shown in Table 2.
See Figure 18 for timing information.
If the asynchronous PAF configuration is selected, PAF is asserted low on the low-to-high transition of WCLK.
PAF is reset to high on the low-to-high transition of RCLK. If the synchronous PAF configuration is selected, PAF
is updated on the rising edge of WCLK.
See Figure 20 for timing information.
programmable almost-empty flag (PAE)
PAE goes low when the FIFO reaches the almost-empty condition. In standard mode, PAE goes low when there
are n words, or fewer, in the FIFO. The offset n is the empty offset value. The default setting for this value is
shown in Table 2.
In FWFT mode, PAE goes low when there are n + 1 words, or fewer, in the FIFO. The default setting for this
value is shown in Table 2.
See Figure 19 for timing information.
If the asynchronous PAE configuration is selected, PAE is asserted low on the low-to-high transition of RCLK.
PAE is reset to high on the low-to-high transition of WCLK. If the synchronous PAE configuration is selected,
PAE is updated on the rising edge of RCLK.
See Figure 21 for timing information.
相關PDF資料 |
PDF描述 |
|---|---|
| SN75108AN | DUAL LINE RECEIVERS |
| SN55107AFK | DUAL LINE RECEIVERS |
| SN55107AW | DUAL LINE RECEIVERS |
| SN75109A | 5K 20 TURN POTENTIOMETER |
| SN75109AD | DUAL LINE DRIVERS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SN74V3690-6PEU | 功能描述:先進先出 32768 x 36 Synch 先進先出 Memory RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| SN74V3690-7PEU | 功能描述:先進先出 32768 x 36 Synch 先進先出 Memory RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| SN74VLTH162244DLR | 制造商:Texas Instruments 功能描述: |
| SN74VMEH22501ADGG | 制造商:Texas Instruments 功能描述: |
| SN74VMEH22501ADGGR | 功能描述:通用總線函數(shù) 8-Bit Univ & 2 1-Bit Bus Trncvr W/3St Otp RoHS:否 制造商:Texas Instruments 邏輯類型:CMOS 邏輯系列:74VMEH 電路數(shù)量:1 開啟電阻（最大值）: 傳播延遲時間:10.1 ns 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大工作溫度:+ 85 C 最小工作溫度:0 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。