- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄365566 > SII3114_07 (Silicon Image, Inc.) PCI to Serial ATA Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | SII3114_07 |
| 廠商： | Silicon Image, Inc. |
| 英文描述： | PCI to Serial ATA Controller |
| 中文描述： | PCI到Serial ATA控制器 |
| 文件頁(yè)數(shù)： | 82/127頁(yè) |
| 文件大?。?/td> | 598K |
| 代理商： | SII3114_07 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
SiI
3114 PCI to Serial ATA Controller
Data Sheet
Silicon Image, Inc.
SiI
-DS-0103-D
74
2007 Silicon Image, Inc.
Programming Sequences
The programming sequence for the
SiI
3114 is about the same as for the
SiI
3112 or
SiI
3512. However,
SiI
3114
supports up to four SATA devices (instead of two for the others).
In order to minimize the legacy BIOS code changes, the
SiI
3114 uses “Master/Slave” type of emulation for the
register mapping of Base Address Register 0 ~ 4 (between SATA device 0 and device 2 or SATA device 1 and
device 3). Therefore, the programmer will not be able to access SATA device 0 and device 2 (or device 1 and
device 3) at the same time when BAR 0~4 are used to access the devices. SATA device 0 is equivalent to legacy
Primary Master device, SATA device 1 is equivalent to legacy Secondary Master device, SATA device 2 is
equivalent to legacy Primary Slave device, and SATA device 3 is equivalent to legacy Secondary Slave device.
In order to access all four SATA devices simultaneously, BAR5 registers must be used. They have a similar
structure to the previous 2 channel controllers for the first 512 bytes (for device 0 and device 1), but they have an
additional 512 bytes of registers to duplicate the register structures for the additional two SATA channels (device 2
and device 3).
When BAR5 registers are used to access all four SATA devices simultaneously, the interrupt steering bit at bit 1 in
BAR5 offset 200h must be set. The interrupt steering bit must be reset when “Master/Slave” type of emulation is
used. The reset value for this bit is 0.
This bit must be remained set for simultaneous 4 channels operation. Any
write operation to the BAR5 offset 200h register should mask the "Interrupt steering" bit and not to reset it by
accident.
Recommended Initialization Sequence for the
SiI
3114
The recommended initialization sequence for the
SiI
3114 is detailed below.
Initialize PCI Configuration Space registers:
Initialize Base Address Register 0 with the address of an 8-byte range in I/O space.
Initialize Base Address Register 1 with the address of a 4-byte range in I/O space.
Initialize Base Address Register 2 with the address of an 8-byte range in I/O space.
Initialize Base Address Register 3 with the address of a 4-byte range in I/O space.
Initialize Base Address Register 4 with the address of a 16-byte range in I/O space.
Initialize Base Address Register 5 with the address of a 1024-byte range in memory space.
To enable the bios expansion ROM, initialize the Expansion ROM Base Address Register with the address
of a 512KB range in memory space.
Enable I/O space access, memory space access, and bus master operation by setting bits [2:0] of the PCI
Command register.
Note:
The preceding configuration space register initialization is normally done by the motherboard BIOS in PC
type systems.
If the arbiter’s default FIFO read/write request thresholds are not suitable for the application they may be changed
via the FIFO Valid Byte Count and Control Channel x register. The read threshold is defined by bits [05:00], and
the write threshold is defined by bits [13:08] in the FIFO Valid Byte Count and Control – Channel x register. In
most environments, setting these bit fields to zero results in the best utilization of the PCI bus by the
SiI
3114
controller.
If interrupt driven operation is
not
desired, set bits [23:22] of the System Configuration Status and Command
register to block interrupts from reaching the PCI bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SiI3114CT176 | PCI to Serial ATA Controller |
| SiI3114CTU | PCI to Serial ATA Controller |
| SII3124A | PCI-X to Serial ATA Controller |
| SiI3124ACBHU | PCI-X to Serial ATA Controller |
| SII3132 | PCI Express to 2-Port Serial ATA II Host Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SII3114CT176 | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI to Serial ATA Controller |
| SII3114CTU | 制造商:Silicon Image Inc 功能描述:PCI to Serial ATA Controller 176-Pin TQFP 制造商:SILICON 功能描述: |
| SII3124A | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3124ACBHU | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI-X to Serial ATA Controller |
| SII3132 | 制造商:SILICONIMAGE 制造商全稱(chēng):SILICONIMAGE 功能描述:PCI Express to 2-Port Serial ATA II Host Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。