- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16499 > SI5315-EVB (Silicon Laboratories Inc)BOARD EVAL SI5315 8KHZ-644.53MHZ PDF資料下載
參數(shù)資料
| 型號(hào)： | SI5315-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 9/54頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL SI5315 8KHZ-644.53MHZ |
| 應(yīng)用說明： | SI5315/17 Crystal Selection AppNote |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘乘法器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | SI5315 |
| 主要屬性： | 2 輸入，2 輸出 |
| 次要屬性： | CML，CMOS，LVDS，LVPECL |
| 已供物品： | 板，CD，文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Si5315
Rev. 1.0
17
4.2. PLL Performance
The Si5315 provides extremely low jitter generation, a well-controlled jitter transfer function, and high jitter
tolerance due to the high level of integration.
4.2.1. Jitter Generation
Jitter generation is defined as the amount of jitter produced at the output of the device with a jitter free input clock.
Generated jitter arises from sources within the VCO and other PLL components. Jitter generation is a function of
the PLL bandwidth setting. Higher loop bandwidth settings may result in lower jitter generation, but may result in
less attenuation of jitter that might be present on the input clock signal.
4.2.2. Jitter Transfer
Jitter transfer is defined as the ratio of output signal jitter to input signal jitter for a specified jitter frequency. The
jitter transfer characteristic determines the amount of input clock jitter that passes to the outputs. The DSPLL
technology used in the Si5315 provides tightly controlled jitter transfer curves because the PLL gain parameters
are determined largely by digital circuits which do not vary over supply voltage, process, and temperature. In a
system application, a well-controlled transfer curve minimizes the output clock jitter variation from board to board
and provides more consistent system level jitter performance.
The jitter transfer characteristic is a function of the loop bandwidth setting. Lower bandwidth settings result in more
jitter attenuation of the incoming clock, but may result in higher jitter generation. Figure 8 shows the jitter transfer
curve mask.
Figure 8. PLL Jitter Transfer Mask/Template
Jitter
Transfer
0 dB
BW
f
Jitter
Peaking
–20 dB/dec.
Jitter Out
Jitter In
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CB5016-000 | HEAT SHRINK TUBING |
| ESC08DRTN-S93 | CONN EDGECARD 16POS DIP .100 SLD |
| ESC13DRYH-S13 | CONN EDGECARD 26POS .100 EXTEND |
| ESC05DRES-S734 | CONN EDGECARD 10POS .100 EYELET |
| VE-24L-EX | CONVERTER MOD DC/DC 28V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5315-H | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Colorless transparency lens type |
| SI5315-H(B) | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5315-H_1 | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5315-HB | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5316 | 制造商:SILABS 制造商全稱:SILABS 功能描述:PRELIMINARY DATA SHEET PRECISION CLOCK JITTER ATTENUATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。