- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16499 > SI5315-EVB (Silicon Laboratories Inc)BOARD EVAL SI5315 8KHZ-644.53MHZ PDF資料下載
參數(shù)資料
| 型號： | SI5315-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 11/54頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL SI5315 8KHZ-644.53MHZ |
| 應(yīng)用說明： | SI5315/17 Crystal Selection AppNote |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘乘法器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | SI5315 |
| 主要屬性： | 2 輸入，2 輸出 |
| 次要屬性： | CML，CMOS，LVDS，LVPECL |
| 已供物品： | 板，CD，文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Si5315
Rev. 1.0
19
5. Frequency Plan Tables
For ease of use, the Si5315 is pin controlled to enable simple device configuration of the frequency plan and PLL
loop bandwidth via a predefined look up table. The DSPLL has been optimized for each frequency multiplication
and PLL loop bandwidth provided in Table 9 on page 20.
Many of the control inputs are three levels: High, Low, and Medium. High and Low are standard voltage levels
determined by the supply voltage: VDD and Ground. If the input pin is left floating, it is driven to nominally half of
VDD. Effectively, this creates three logic levels for these controls. See 1.2. "Three-Level (3L) Input Pins (With
External Resistors)" on page 12 and 8. "Power Supply Filtering" on page 41 for additional information.
5.1. Frequency Multiplication Plan
The input to output clock multiplication is set by the 3-level FRQSEL[3:0] pins. The device provides a wide range of
commonly used SyncE, SONET/SDH, and PDH frequency translations. The CKIN1 and CKIN2 inputs must be the
same frequency as specified in Table 9. Both CKOUT1 and CKOUT2 outputs are at the same frequency.
5.1.1. PLL Loop Bandwidth Plan
The Si5315's loop bandwidth ranges from 60 Hz to 8.4 kHz. For each frequency multiplication, its corresponding
loop bandwidth is provided in a simple look up table. (See Table 9 on page 20.) The loop bandwidth (BW) is
digitally programmable using the 3-level BWSEL [1:0] and FRQTBL input pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CB5016-000 | HEAT SHRINK TUBING |
| ESC08DRTN-S93 | CONN EDGECARD 16POS DIP .100 SLD |
| ESC13DRYH-S13 | CONN EDGECARD 26POS .100 EXTEND |
| ESC05DRES-S734 | CONN EDGECARD 10POS .100 EYELET |
| VE-24L-EX | CONVERTER MOD DC/DC 28V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5315-H | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Colorless transparency lens type |
| SI5315-H(B) | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5315-H_1 | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5315-HB | 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED |
| SI5316 | 制造商:SILABS 制造商全稱:SILABS 功能描述:PRELIMINARY DATA SHEET PRECISION CLOCK JITTER ATTENUATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。