參數(shù)資料
型號(hào): SC2000
廠商: NXP SEMICONDUCTORS
元件分類: 路由/交換
英文描述: Universal Timeslot Interchange
中文描述: TELECOM, DIGITAL TIME SWITCH, PQCC68
封裝: PLASTIC, LCC-68
文件頁(yè)數(shù): 6/44頁(yè)
文件大?。?/td> 221K
代理商: SC2000
2000 Sep 07
6
Philips Semiconductors
Preliminary specification
Universal Timeslot Interchange
SC2000
PIN DESCRIPTION
Pin Name
Input/Output
Pin Number
Pin Description
D_0 - D_7
I/O
33, 32, 31, 30,
29, 27, 26, 24
Data bus.
These bi-directional, tri-state lines are the SC2000s interface to the CPU data bus.
A_0, A_1
I
38, 37
Address bus. These inputs select the internal register used by a read or write operation. Normally connected to CPU address lines
A0 and A1 in 8-bit CPU systems, or A1 and A2 in 16-bit CPU systems.
CS*
I
23
Chip Select. This active low input selects the chip for a read or write operation.
I*
I
17
Bus Interface Mode Select. This input selects Intel- and Motorola-type data bus interface configurations.
0 = Intel. 1 = Motorola.
RD*
or
STRB*
I
I
22
I*= 0. Read
This active low input enables the data bus drivers to drive the CPU data bus with the contents of the internal register selected by
A_0 and A_1.
I*= 1. Strobe
During a read operation a low on this input enables the data bus drivers to drive the CPU data bus with the contents of the internal
register selected by A_0 and A_1. During a write operation data is transferred fromthe CPU data bus to the register selected by
A_0 and A_1 on a low to high transition of this signal.
WR*
or
R/W*
I
I
20
I*= 0. Write
During a write operation data is transferred fromthe CPU data bus to the register selected by A_0 and A_1 on a low to high
transition of this signal.
I*= 1. Read/Write
This input selects between a write operation (R/W*= 0) and a read operation (R/W*=1).
RESET
I
18 Reset.
This active high input forces all outputs to tri-state, and resets the SC2000 chip.
CLK_IN
I
50
Local clock input.
SYNC_IN I 52
Local sync input.
SI
I 39
Serial input.
Local serial bus data input line.
SO
O 43
Serial output.
Local serial bus data output line.
TXD
I 54
Transmt data
SCbus Message Bus transmt data input line.
INT
O 35
Interrupt Request.
Active high interrupt request output line.
SCLKx2*or
CLKT
I/O
I
55
Register bit C_4 = 0. SCbus Systemclock x 2.
Register bit C_4 = 1. PEB Transmt clock.
SCLK or
FSYNCT
I/O
I
57
Register bit C_4 = 0. SCbus Systemclock.
Register bit C_4 = 1. PEB Frame sync.
RSRVD or
MSYNCT
I
I
58
Register bit C_4 = 0. SCbus Reserved.
Register bit C_4 = 1. PEB Transmt multi-frame sync.
FSYNC*or
SERT
I/O
I
59
Register bit C_4 = 0. SCbus Frame sync.
Register bit C_4 = 1. PEB Transmt serial data.
CLKFAIL
I/O
61
Register bit C_4 = 0.
SCbus Clock fail signal.
SD_0 or
L_CLKT
I/O
I/O
62
Register bit C_4 = 0. SCbus Serial data stream0.
Register bit C_4 = 1. PEB Local resource transmt clock.
SD_1 or
L_FSYNCT
I/O
I/O
63
Register bit C_4 = 0. SCbus Serial data stream1.
Register bit C_4 = 1. PEB Local resource transmt frame sync.
SD_2 or
L_MSYNCT
I/O
I/O
65
Register bit C_4 = 0. SCbus Serial data stream2.
Register bit C_4 = 1. PEB Local resource multi-frame sync.
SD_3 or
L_TSX*
I/O
I/O
66
Register bit C_4 = 0. SCbus Serial data stream3.
Register bit C_4 = 1. PEB Local resource transmt time slot enable.
相關(guān)PDF資料
PDF描述
SC2001G-10 Bus Exchanger
SC2001G-13 Bus Exchanger
SC2344 BJT
SC26C94 Quad universal asynchronous receiver/transmitter QUART
SC26C94A1A Quad universal asynchronous receiver/transmitter QUART
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SC20001RM 制造商:STACO ENERGY PROD CO 功能描述:UPS system, Unistar III, rack, 2kVA, 1.4kW, 120VAC input, 120VAC output
SC20001T 制造商:STACO ENERGY PROD CO 功能描述:UPS system, Unistar III, tower, 2kVA, 1.4kW, 120VAC input, 120VAC output
SC-2001 制造商:Thomas & Betts 功能描述:SVCE CBL CAP, OVAL W/SPLIT INSUL 制造商:Thomas & Betts 功能描述:Fittings Clamp Steel
SC2001-1 制造商:Thomas & Betts 功能描述:SVCE CBL CAP, OVAL W/SPLIT INSUL,EA
SC2001G-10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Bus Exchanger