參數(shù)資料
型號: SAA7780
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: ThunderBird Q3DE PCI Audio Accelerator(雷鳥 Q3DE PCI音頻加速器)
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP160
封裝: 28 X 28 MM, 3.42 MM HEIGHT, PLASTIC, QFP-160
文件頁數(shù): 16/70頁
文件大小: 348K
代理商: SAA7780
ThunderBird Q3D PCI Audio
Accelerator
SAA7780
Philips Semiconductors
Product Specification
1999 Sep 30
16
C/BE#[3:0]
50,65,76,88
IO-T
PCI Bus Command and Byte Enables
C/BE#[3:0] defines the bus command during the first clock of a PCI
transaction, and the byte enables during subsequent clocks.
C/BE#[3:0] are outputs when the SAA7780 is a PCI bus master and
inputs when it is a PCI bus slave.
DEVSEL#
70
IO-STS
PCI Bus Device Select
When the SAA7780 is a PCI bus master the SAA7780 uses
DEVSEL# to determine whether a master abort should occur if
DEVSEL# is not sampled active by clock 5 of the transaction, or to
determine whether a cycle is to be aborted or retried when a target-
initiated termination occurs.
When the SAA7780 is a PCI bus slave, DEVSEL# is an output
which the SAA7780 drives LOW during the second PCLK after
FRAME# assertion to the end of a transaction if the SAA7780 is
selected.
FRAME#
66
IO-STS
PCI Bus Cycle Frame
When the SAA7780 is a PCI master, FRAME# is an output which
indicates the beginning of a SAA7780-initiated bus transaction.
While FRAME# is asserted data transfers continue. When FRAME#
is deasserted the transaction is in the final data phase.
When the SAA7780 is a PCI slave, FRAME# is an input that initiates
an I/O, memory or configuration register access if the SAA7780 is
selected for the transaction. The SAA7780 latches the C/BE#[3:0]
and AD[31:0] signals on the PCLK edge on which it first samples
FRAME# active.
IRDY#
67
IO-STS
PCI Bus Initiator Ready
When the SAA7780 is a PCI master, IRDY# is an output which
indicates the SAA7780’s ability to complete the data phase of the
current transaction. It is always asserted from the PCLK cycle after
FRAME# is asserted to the last clock of the transaction.
When the SAA7780 is a PCI slave, IRDY# is an input which causes
the SAA7780 to hold-off completion of a read or write cycle until
sampled active.
STOP#
71
IO-STS
PCI Bus Stop (Target Initiated Termination)
When the SAA7780 is a PCI master, STOP# is an input which
causes the SAA7780 to complete, abort or retry the transfer,
depending on the state of TRDY# and DEVSEL#.
When the SAA7780 is a PCI slave, it drives STOP# as active (LOW)
to terminate or retry a transaction.
相關PDF資料
PDF描述
SAA7785 ThunderBird Avenger(TM) PCI Audio Accelerator(雷鳥Avenger(TM)PCI音頻加速器)
SAA7811HL Single-chip DVD-ROM(單片DVD-ROM)
SAA7818HL DVD and CD playback IC
SAA7826 CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control
SAA7826HL CD audio decoder, digital servo and filterless DAC with integrated pre-amp and laser control
相關代理商/技術參數(shù)
參數(shù)描述
SAA7785 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ThunderBird Avenger PCI Audio Accelerator
SAA7806 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:One chip automotive CD audio device
SAA7806H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:One chip automotive CD audio device
SAA7811HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single-chip DVD-ROM
SAA7818HL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:DVD and CD playback IC