- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7118H (NXP SEMICONDUCTORS) Multistandard video decoder with adaptive comb filter and component video input PDF資料下載
參數(shù)資料
| 型號(hào)： | SAA7118H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Multistandard video decoder with adaptive comb filter and component video input |
| 中文描述： | COLOR SIGNAL DECODER, PQFP160 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MS-022, SOT322-2 , QFP-160 |
| 文件頁數(shù)： | 56/169頁 |
| 文件大?。?/td> | 665K |
| 代理商： | SAA7118H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁
2001 May 30
56
Philips Semiconductors
Preliminary specification
Multistandard video decoder with adaptive
comb filter and component video input
SAA7118
8.4.2.2
Horizontal fine scaling (variable phase delay
filter; subaddresses A8H to AFH and
D8H to DFH)
Thehorizontalfinescaling(VPD)shouldoperateatscaling
ratios between
1
2
and 2 (0.8 and 1.6), but can also be
used for direct scaling in the range from
1
7.999
to
(theoretical) zoom 3.5 (restriction due to the internal data
path architecture), without prescaler.
In combination with the prescaler a compromise between
sharpness impression and alias can be found, which is a
signal source and application dependent.
For the luminance channel a filter structure with 10 taps is
implemented, and for the chrominance a filter with 4 taps.
Luminance and chrominance scale increments
(XSCY[12:0] A9H[4:0]A8H[7:0] and XSCC[12:0]
ADH[4:0]ACH[7:0]) are defined independently, but must
be set in a 2 : 1 relationship in the actual data path
implementation. The phase offsets XPHY[7:0] AAH[7:0]
and XPHC[7:0] AEH[7:0] can be used to shift the sample
phases slightly. XPHY[7:0] and XPHC[7:0] covers the
phase offset range 7.999T to
1
32
T. The phase offsets
should also be programmed in a 2 : 1 ratio.
The underlying phase controlling DTO has a 13-bit
resolution.
According to the equations
and
the VPD covers the scale range from 0.125 to zoom 3.5.
VPD acts equivalent to a polyphase filter with 64 possible
phases. In combination with the prescaler, it is possible to
get very accurate samples from a highly anti-aliased
integer downscaled input picture.
8.4.3
V
ERTICAL SCALING
The vertical scaler of the SAA7118 consists of a line FIFO
buffer for line repetition and the vertical scaler block, which
implements the vertical scaling on the input data stream in
2 different operational modes from theoretical zoom by 64
down to icon size
1
64
. The vertical scaler is located
between the BCS and horizontal fine scaler, so that the
BCScanbeusedtocompensatetheDC gainamplification
of the ACM mode (see Section 8.4.3.2) as the internal
RAMs are only 8-bit wide.
8.4.3.1
Line FIFO buffer (subaddresses 91H, B4H and
C1H, E4H)
The line FIFO buffer is a dual ported RAM structure for
768 pixels, with asynchronous write and read access. The
line buffer can be used for various functions, but not all
functions may be available simultaneously.
Thelinebuffercanbufferacompleteunscaledactivevideo
line or more than one shorter lines (only for non-mirror
mode), for selective repetition for vertical zoom-up.
For zooming up 240 lines to 288 lines e.g., every fourth
line is requested (read) twice from the vertical scaling
circuitry for calculation.
For conversion of a 4 : 2 : 0 or 4 : 1 : 0 input sampling
scheme (MPEG, video phone, Indeo YUV-9) to ITU like
sampling scheme 4 : 2 : 2, the chrominance line buffer is
read twice or four times, before being refilled again by the
source. It has to be preserved by means of the input
acquisition window definition, so that the processing starts
with a line containing luminance and chrominance
information for 4 : 2 : 0 and 4 : 1 : 0 input. The bits
FSC[2:1] 91H[2:1] define the distance between the Y/C
lines. In the event of 4 : 2 : 2 and 4 : 1 : 1 FSC2 and FSC1
have to be set to ‘00’.
The line buffer can also be used for mirroring, i.e. for
flipping the image left to right, for the vanity picture in video
phoneapplications(bit YMIR[B4H[4]]).Inmirrormodeonly
one active prescaled line can be held in the FIFO at a time.
The line buffer can be utilized as an excessive pipeline
buffer for discontinuous and variable rate transfer
conditions at the expansion port or image port.
XSCY[12:0]
1024
XPSC[5:0]
×
Npix_out
×
=
XSCC[12:0]
XSCY[12:0]
--------------2
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7120 | Digital Video Encoder (ConDENC) |
| SAA7120H-01 | Digital Video Encoder (ConDENC) |
| SAA7121 | Digital Video Encoder (ConDENC) |
| SAA7124HZ | Digital Video Encoder ECO-DENC |
| SAA7124 | Digital Video Encoder ECO-DENC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7118H/V1,557 | 功能描述:視頻 IC VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7118HBB | 功能描述:視頻 IC VIDEO DECODER W/FILTER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7120 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder (ConDENC) |
| SAA7120H | 制造商:NXP Semiconductors 功能描述:Video/TV Circuit, Color Encoder Circuit, 44 Pin, Plastic, QFP |
| SAA7120H-01 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder (ConDENC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。