- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372113 > SAA7118H (NXP SEMICONDUCTORS) Multistandard video decoder with adaptive comb filter and component video input PDF資料下載
參數(shù)資料
| 型號： | SAA7118H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Multistandard video decoder with adaptive comb filter and component video input |
| 中文描述： | COLOR SIGNAL DECODER, PQFP160 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MS-022, SOT322-2 , QFP-160 |
| 文件頁數(shù)： | 162/169頁 |
| 文件大?。?/td> | 665K |
| 代理商： | SAA7118H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁當前第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁
2001 May 30
162
Philips Semiconductors
Preliminary specification
Multistandard video decoder with adaptive
comb filter and component video input
SAA7118
16.5
Scaler and interfaces
Table 143 shows some examples for the scaler
programming with:
prsc = prescale ratio
fisc = fine scale ratio
vsc = vertical scale ratio.
The ratio is defined as:
In the following settings the VBI-data slicer is inactive. To
activate the VBI-data slicer, VITX[1:0] 86H[7:6] has to be
set to ‘11’. Depending on the VBI-data slicer settings, the
sliced VBI-data is inserted after the end of the scaled video
lines, if the regions of VBI-data slicer and scaler overlaps.
To compensate the running-in of the vertical scaler, the
vertical input window lengths are extended by
2 to 290 lines, respectively 242 lines for XS, but the scaler
increment calculations are done with 288, respectively
240 lines.
16.5.1
T
RIGGER CONDITION
For trigger condition STRC[1:0] 90H[1:0] not equal to ‘00’.
If the value of (YO + YS) is greater than or equal to 262
(NTSC), respectively 312 (PAL) the output field rate is
reduced to 30 Hz, respectively 25 Hz.
Horizontal and vertical offsets (XO and YO) have to be
used to adjust the displayed video in the display window.
As this adjustment is application dependent, the listed
values are only dummy values.
16.5.2
M
AXIMUM ZOOM FACTOR
The maximum zoom factor is dependent on the back-end
data rate and therefore back-end clock and data format
dependent (8 or 16-bit output). The maximum horizontal
zoom is limited to approximately 3.5, due to internal data
path restrictions.
number of output pixel
--number of input pixel
16.5.3
E
XAMPLES
Table 143
Example of configurations
EXAMPLE
NUMBER
SCALER SOURCE AND REFERENCE EVENTS
INPUT
WINDOW
720
×
240 720
×
240 prsc = 1;
OUTPUT
WINDOW
SCALE
RATIOS
1
analog input to 8-bit I-port output, with SAV/EAV codes, 8-bit
serial byte stream decoder output at X-port; acquisition trigger
at falling edge vertical and rising edge horizontal reference
signal; H and V-gates on IGPH and IGPV, IGP0 = VBI sliced
data flag, IGP1 = FIFO almost full, level
≥
24, IDQ qualifier
logic 1 active
analog input to 16-bit output, without SAV/EAV codes, Yon
I-port, C
B
-C
R
on H-port and decoder output at X-port;
acquisition trigger at falling edge vertical and rising edge
horizontal reference signal; H and V-pulses on IGPH and IGPV,
output FID on IGP0, IGP1 fixed to logic 1, IDQ qualifier logic 0
active
X-port input 8-bit with SAV/EAV codes, no reference signals on
XRH and XRV, XCLK as gated clock; field detection and
acquisition trigger on different events; acquisition triggers at
rising edge vertical and rising edge horizontal; I-port output
8-bit with SAV/EAV codes like example number 1
X-port and H-port for 16-bit Y-C
B
-C
R
4 : 2 : 2 input (if no 16-bit
output selected); XRH and XRV as references; field detection
and acquisition trigger at falling edge vertical and rising edge
horizontal; I-port output 8-bit with SAV/EAV codes, but Yonly
output
fisc = 1;
vsc = 1
2
704
×
288 768
×
288 prsc = 1;
fisc = 0.91667;
vsc = 1
3
720
×
240 352
×
288 prsc = 2;
fisc = 1.022;
vsc = 0.8333
4
720
×
288 200
×
80
prsc = 2;
fisc = 1.8;
vsc = 3.6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA7120 | Digital Video Encoder (ConDENC) |
| SAA7120H-01 | Digital Video Encoder (ConDENC) |
| SAA7121 | Digital Video Encoder (ConDENC) |
| SAA7124HZ | Digital Video Encoder ECO-DENC |
| SAA7124 | Digital Video Encoder ECO-DENC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7118H/V1,557 | 功能描述:視頻 IC VIDEO DECODER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7118HBB | 功能描述:視頻 IC VIDEO DECODER W/FILTER RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SAA7120 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder (ConDENC) |
| SAA7120H | 制造商:NXP Semiconductors 功能描述:Video/TV Circuit, Color Encoder Circuit, 44 Pin, Plastic, QFP |
| SAA7120H-01 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Video Encoder (ConDENC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。