- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA6750H (NXP SEMICONDUCTORS) Encoder for MPEG2 image recording EMPIRE PDF資料下載
參數(shù)資料
| 型號： | SAA6750H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Encoder for MPEG2 image recording EMPIRE |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, SQFP-208 |
| 文件頁數(shù)： | 4/60頁 |
| 文件大小： | 217K |
| 代理商： | SAA6750H |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
2000 May 03
4
Philips Semiconductors
Product specification
Encoder for MPEG2 image recording
(EMPIRE)
SAA6750H
In contrast to the encoding part which is designed in
dedicated hardware, control functions and data stream
handling tasks such as e.g. header generation and bit-rate
control are carried out by a dedicated control processor,
the so-called Application Specific Instruction-set
Processor (ASIP). The ASIP’s microcode is contained in
an internal RAM and is loaded via the I
2
C-bus before start
of operation.
The ASIP is able to communicate with the outside world
via the I
2
C-bus.
The SAA6750H generates an MPEG2 Elementary
Stream (ES) in accordance with the MPEG2 standard
(“ISO 13818-2”). The 16-bit data output interface supports
Motorola (68xxx like) protocol style.
Data processing and control functions are managed by
loosely coupled processes. FIFO memories are used to
connect these processes. In addition to these internal
storages the SAA6750H needs 4
×
4 Mbit of external
DRAM memory (t
RAC
= 60 ns). A block diagram is shown
in Fig.1.
Selectable I
2
C-bus addresses and a special reset mode
affecting the output pin behaviour allow the use of two
SAA6750H devices in one application.
2.3
Application fields
2.3.1
G
ENERAL
The SAA6750H can be applied within the following
application domains:
Video editing (PC applications)
Camera signal transmission
Digital Versatile Disc (DVD) recording
Video recording for surveillance
Digital VCR.
All those systems have to compress video data in order to
manage the storage or transmission of digitized video
data. The SAA6750H can be handled for most of the
applications as a stand-alone device. That means at
start-up a microcode and a couple of the I
2
C-bus settings
are loaded and the SAA6750H is started. If needed,
settings such as GOP size or bit-rate are changed
on-the-fly via the I
2
C-bus.
2.3.2
V
IDEO EDITING
(PC
APPLICATIONS
)
For video editing the SAA6750H can be interfaced
gluelessly to a video input processor with ITU-T 656
compliant digital video output. In order to link the
SAA6750H to the PC, the use of the PCI bridge SAA7146
is recommended. By this bridge the MPEG2 video ES can
be transmitted via the PCI-bus to a HardDisc (HD).
Furthermore all the I
2
C-bus settings can be send from
the PC via the bridge to the I
2
C-bus components on the
encoder board. The SAA7146 supports Pulse Code
Modulation (PCM) audio capturing. Multiplexing with an
audio stream or audio encoding can be done by the CPU
of the PC. A block diagram is shown in Fig.18.
2.3.3
C
AMERA SIGNAL TRANSMISSION
In this application the SAA6750H will be located inside a
camera to compress the received digital video data for
transmission.
2.3.4
V
IDEO RECORDING FOR SURVEILLANCE
For surveillance systems VCRs with a huge amount of
storage capacity are required. A high picture resolution is
very important when there is action in the captured picture.
The SAA6750H can control the encoded bit-rate by motion
detection by its integrated motion estimation algorithm.
Doing so the bit-rate can vary from 0.5 to 10 Mbit/s.
VCRs with a storage space of 6 month are possible.
2.3.5
D
IGITAL
VCR
In stand-alone VCRs the SAA6750H works together with
an audio encoder and a multiplexer. The SAA6750H is
clocked by the video clock of the video input processor
(SAA7111 or derivatives). A master clock is derived from
the frame pulse. The video clock and master clock domain
are de-coupled by a FIFO. The audio clock can be derived
from the master clock. The video Packetized Elementary
Stream (PES) packetizer has to take care of the fullness of
the output buffer of the SAA6750H.
相關PDF資料 |
PDF描述 |
|---|---|
| SAA6752HS | MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA7102 | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| SAA7102E | Digital video encoder |
| SAA7102H | Digital video encoder |
| SAA7103 | Digital video encoder |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6752HS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| SAA6752HS/V104 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V104,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復。