- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA6750H (NXP SEMICONDUCTORS) Encoder for MPEG2 image recording EMPIRE PDF資料下載
參數(shù)資料
| 型號： | SAA6750H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Encoder for MPEG2 image recording EMPIRE |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP208 |
| 封裝： | PLASTIC, SQFP-208 |
| 文件頁數(shù)： | 39/60頁 |
| 文件大?。?/td> | 217K |
| 代理商： | SAA6750H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
2000 May 03
39
Philips Semiconductors
Product specification
Encoder for MPEG2 image recording
(EMPIRE)
SAA6750H
Notes
1.
Changes of this setting are only allowed in init mode or soft reset mode. See Section 7.2.3 for information of the
SAA6750H operating modes.
The range of sensible values is 00H to 10H for PAL and 00H to 07H for NTSC.
2.
48 to 4E
VST0 to
VST6
(1)
VREFP
(1)
vertical shift top field
10
value determines number of H-syncs occurring after V-sync
before the top field line based processing starts; note 2
VSYNC signal polarity selection; LOW: VSYNC signal not
inverted, VREF signal expected at pin VSYNC;
HIGH: VSYNC signal inverted, vertical blanking qualifier
expected at VSYNC pin; this setting does not affect the sync
derived from SAV and EAV codes
setting determines the number of clock cycles occurring after
the H-sync before the line based processing starts; value
should have a multiple of 4 because a minimum data
sequence (C
B
, Y, C
R
and Y) needs 4 clock cycles
HSYNC signal polarity selection; LOW: HSYNC signal not
inverted, HREF signal expected at pin HSYNC;
HIGH: HSYNC signal inverted, horizontal blanking qualifier
expected at pin HSYNC; this setting does not affect the sync
derived from SAV and EAV codes
filter coefficient a3 for the horizontal filtering of video input
signal
filter coefficient a2 for the horizontal filtering of video input
signal
filter coefficient a1 for the horizontal filtering of video input
signal
use default setting given in the software specification
4F
55 to 56
HOR0 to
HOR6
(1)
horizontal shift
9
57
HREFP
(1)
58 to 5F
FA30 to
FA37
FA20 to
FA27
FA10 to
FA17
SH0 to
SH7
BL0 to
BL5
BU0 to
BU7
Filter coefficient a3
8
60 to 67
Filter coefficient a2
7
68 to 6F
Filter coefficient a1
6
70 to 77
Shift start (time slot)
5
78 to 7D
BS_BUFFER lower
level
4
lower watermark value for data output buffer monitoring in
64-bit steps
not used; it must be set to LOW during initialization
upper watermark value for data output buffer monitoring
(LSB); the valid range for BS_BUFFER upper level is
1 to 32752 in 128-bit steps
upper watermark value for data output buffer monitoring
(MSB); the valid range for BS_BUFFER upper level is
1 to 32752 in 128-bit steps
not used; it must be set to LOW during initialization
address value for internal address decoding mode of data
output port (LSB)
7E to 7F
80 to 87
BS_BUFFER upper
level (LSB)
3
88 to 8E
BU8 to
BU14
BS_BUFFER upper
level (MSB)
2
8F
90 to 97
DADR0
to
DADR7
DADR8
to
DADR15
Bus address (LSB)
1
98 to 9F
Bus address (MSB)
0
address value for internal address decoding mode of data
output port (MSB)
BIT
ADDRESS
(HEX)
BIT
NAME
CONTROL WORD
NAME
DATA
BYTE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA6752HS | MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA7102 | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| SAA7102E | Digital video encoder |
| SAA7102H | Digital video encoder |
| SAA7103 | Digital video encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6752HS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| SAA6752HS/V104 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V104,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。