參數(shù)資料
型號(hào)： SAA6750H
廠商： NXP SEMICONDUCTORS
元件分類： 消費(fèi)家電
英文描述： Encoder for MPEG2 image recording EMPIRE
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP208
封裝： PLASTIC, SQFP-208
文件頁數(shù)： 21/60頁
文件大小： 217K
代理商： SAA6750H
2000 May 03
21
Philips Semiconductors
Product specification
Encoder for MPEG2 image recording
(EMPIRE)
SAA6750H
Table 7
PAL mode programming example for different sync modes and timing schemes
Notes
1.
Changes of video standard or synchronization set-up settings are only allowed in init mode or soft reset mode.
See Section 7.2.3 for information of the SAA6750H operating modes.
See the SAA711x documentation.
As illustrated in Figs 3 and 4.
2.
3.
PAL SYNC MODE
AND TIMING
CONTROL BIT AND CONTROL WORD SETTINGS
(1)
SMOD FIDP VREFP HREFP
VERTICAL SHIFT
TOP FIELD
VERTICAL SHIFT
BOTTOM FIELD
HORIZONTAL
SHIFT
ITU-T 656 mode
External sync mode;
VREF/HREF mode
input signals; ITU-T 656
timing; note 2
External sync mode;
ITU-T 656 timing; note 3
External sync mode;
SAA711x proprietary
timing; note 3
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
1
0
0
0
1
0
1
1
15
16
0
7.3.3.6
Sync processing NTSC (60 Hz
≈
59.94 Hz)
This NTSC (60 Hz) input signal has 525 lines per frame
and typically takes 1716 clock cycles per line.
The minimum number of clock cycles per line is 1706.
The active part of a field consists of 240 lines of 720 pixels
(see Fig.9).
Figures 5 and 6 and the related Table 8 give an example
illustrating how different sources providing different
external sync signals can be adapted to the SAA6750H.
In the given example, the SAA711x is connected to
pins HSYNC, VSYNC and FID of the SAA6750H and
provides external sync signals in two different modes:
according to the timing convention of the ITU-T 656 mode
and in an SAA711x proprietary format.
In addition, another mode, HREF/VREF, is mentioned in
Table 7. From timing point of view the HREF/VREF mode
behaves like ITU-T 656, but signals horizontal sync and
vertical sync (VSYNC) are inverted. See data sheet
SAA7111A for detailed information.
As mentioned, in addition to the external sync mode, the
ITU-T 656 mode is supported. Sections 7.3.3.7, 7.3.3.8
and Figs 9 and 10 contain detailed information on this
sync mode.
相關(guān)PDF資料
PDF描述
SAA6752HS MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA7102 Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
SAA7102E Digital video encoder
SAA7102H Digital video encoder
SAA7103 Digital video encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA6752HS 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA6752HS/V103 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA6752HS/V103,557 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
SAA6752HS/V104 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
SAA6752HS/V104,557 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*