參數(shù)資料
型號： S71GL256NB0
廠商： Spansion Inc.
英文描述： Stacked Multi-chip Product (MCP)
中文描述： 堆疊式多芯片產(chǎn)品（MCP）
文件頁數(shù)： 134/147頁
文件大小： 1655K
代理商： S71GL256NB0
134
pSRAM Type 7
pSRAM_Type07_13_A0 May 4, 2004
A d v a n c e I n f o r m a t i o n
AC Characteristics
Write Operation
Notes:
1. Maximum value is applicable if CE1# is kept at Low without any address change. If the relaxation is needed by system
operation, please contact local Spansion representative for the relaxation of 1μs limitation.
2. Minimum value must be equal or greater than the sum of write pulse (t
CW
, t
WP
or t
BW
) and write recovery time (t
WR
).
3. Write pulse is defined from High to Low transition of CE1#, WE#, or LB#/UB#, whichever occurs last.
4. Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of CE1# or WE# whichever
occurs last.
5. Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of CE1# or WE# whichever
occurs first.
6. Write recovery is defined from Low to High transition of CE1#, WE#, or LB#/UB#, whichever occurs first.
7. t
WPH
minimum is absolute minimum value for device to detect High level. And it is defined at minimum V
IH
level.
8. If OE# is Low after minimum t
OHCL
, read cycle is initiated. In other words, OE# must be brought to High within 5ns after
CE1# is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum t
RC
is met.
9. If OE# is Low after new address input, read cycle is initiated. In other word, OE# must be brought to High at the same time
or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum t
RC
is met and data
bus is in High-Z.
Parameter
Symbol
16M
32M
64M
Unit
Notes
Min.
Max.
Min.
Max.
Min.
Max.
Write Cycle Time
t
WC
70
1000
65
1000
65
1000
ns
1,2
Address Setup Time
t
AS
0
—
0
—
0
—
ns
3
CE1# Write Pulse Width
t
CW
45
—
40
—
40
—
ns
3
WE# Write Pulse Width
t
WP
45
—
40
—
40
—
ns
3
LB#/UB# Write Pulse Width
t
BW
45
—
40
—
40
—
ns
3
LB#/UB# Byte Mask Setup
Time
t
BS
-5
—
–5
—
–5
—
ns
4
LB#/UB# Byte Mask Hold
Time
t
BH
-5
—
–5
—
–5
—
ns
5
Write Recovery Time
t
WR
0
—
0
—
0
—
ns
6
CE1# High Pulse Width
t
CP
10
—
12
—
12
—
ns
WE# High Pulse Width
t
WHP
7.5
1000
7.5
1000
7.5
1000
ns
7
LB#/UB# High Pulse Width
t
BHP
10
1000
12
1000
12
1000
ns
Data Setup Time
t
DS
15
—
12
—
12
—
ns
Data Hold Time
t
DH
0
—
0
—
0
—
ns
OE# High to CE1# Low Setup
Time for Write
t
OHCL
-5
—
–5
—
–5
—
ns
8
OE# High to Address Setup
Time for Write
t
OES
0
—
0
—
0
—
ns
9
LB# and UB# Write Pulse
Overlap
t
BWO
30
—
30
—
30
—
ns
相關(guān)PDF資料
PDF描述
S71GL512NB0 Stacked Multi-chip Product (MCP)
S71GS256NC0BFWAK0 128N based MCPs
S71GS128NB0 128N based MCPs
S71GS128NB0BAWAK0 128N based MCPs
S71GS128NB0BAWAK2 128N based MCPs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71GL256NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL512NB0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL512NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL-N 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL-N_08 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*