參數(shù)資料
型號: S71GL128NB0
廠商: Spansion Inc.
英文描述: Stacked Multi-chip Product (MCP)
中文描述: 堆疊式多芯片產(chǎn)品(MCP)
文件頁數(shù): 130/147頁
文件大?。?/td> 1655K
代理商: S71GL128NB0
130
pSRAM Type 7
pSRAM_Type07_13_A0 May 4, 2004
A d v a n c e I n f o r m a t i o n
Absolute Maximum Ratings
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature,
etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
Recommended Operating Conditions (See Warning Below)
Notes:
1. Maximum DC voltage on input and I/O pins are V
DD
+0.2V. During voltage transitions, inputs may positive overshoot to
V
DD
+1.0V for periods of up to 5 ns.
2. Minimum DC voltage on input or I/O pins are -0.3V. During voltage transitions, inputs may negative overshoot V
SS
to -1.0V
for periods of up to 5ns.
WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the de-
vice’s electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may
adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.
Users considering application outside the listed conditions are advised to contact their FUJITSU representative before-
hand.
Package Capacitance
Test conditions: T
A
= 25°C, f = 1.0 MHz
Item
Symbol
Value
Unit
Voltage of V
DD
Supply Relative to V
SS
V
DD
-0.5 to +3.6
V
Voltage at Any Pin Relative to V
SS
V
IN
, V
OUT
-0.5 to +3.6
V
Short Circuit Output Current
I
OUT
±50
mA
Storage temperature
T
STG
-55 to +125
°C
Parameter
Symbol
Min
Max
Unit
Supply Voltage
V
DD
2.7
3.1
V
V
SS
0
0
V
High Level Input Voltage (Note 1)
V
IH
V
DD
0.8
V
DD
+0.2
V
High Level Input Voltage (Note 1)
V
IL
-0.3
V
DD
0.2
V
Ambient Temperature
T
A
-30
85
°C
Symbol
Description
Test Setup
Typ
Max
Unit
C
IN1
Address Input Capacitance
V
IN
= 0V
5
pF
C
IN2
Control Input Capacitance
V
IN
= 0V
5
pF
C
IO
Data Input/Output Capacitance
V
IO
= 0V
8
pF
相關(guān)PDF資料
PDF描述
S71GL256NB0 Stacked Multi-chip Product (MCP)
S71GL512NB0 Stacked Multi-chip Product (MCP)
S71GS256NC0BFWAK0 128N based MCPs
S71GS128NB0 128N based MCPs
S71GS128NB0BAWAK0 128N based MCPs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71GL128NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL256NB0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL256NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL512NB0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL512NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)