- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374668 > S5335QFAAB (APPLIEDMICRO INC) PCI Bus Controller, 3.3V PDF資料下載
參數(shù)資料
| 型號： | S5335QFAAB |
| 廠商： | APPLIEDMICRO INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI Bus Controller, 3.3V |
| 中文描述： | PCI BUS CONTROLLER, PQFP176 |
| 封裝： | LQFP-176 |
| 文件頁數(shù)： | 4/189頁 |
| 文件大小： | 1193K |
| 代理商： | S5335QFAAB |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 4
Add-On Incoming Mailbox Registers (AIMBx) ................................................................................................. 71
Add-On Outgoing Mailbox Registers (AOMBx) ............................................................................................... 71
Add-On FIFO Register Port (AFIFO) ............................................................................................................... 71
Add-On Controlled Bus Master Write Address Register (MWAR) ................................................................... 72
Add-On Pass-Thru Address Register (APTA) ................................................................................................. 73
Add-On Pass-thru Data Register (APTD) ........................................................................................................ 73
Add-On Controlled Bus Master Read Address Register (MRAR) ................................................................... 74
Add-On Empty/Full Status Register (AMBEF) ................................................................................................. 75
Add-On Interrupt Control/status Register (AINT) ............................................................................................. 77
Add-On General Control/status Register (AGCSTS) ....................................................................................... 80
Add-On Controlled Bus Master Write Transfer Count Register (MWTC) ........................................................ 83
Add-On Controlled Bus Master Read Transfer Count Register (MRTC) ......................................................... 84
INITIALIZATION .................................................................................................................................................... 85
PCI RESET ............................................................................................................................................................ 85
LOADING FROM BYTE-WIDE NV MEMORIES ................................................................................................... 85
LOADING FROM SERIAL NV MEMORIES .......................................................................................................... 86
PCI BUS CONFIGURATION CYCLES .................................................................................................................. 88
EXPANSION BIOS ROMS .................................................................................................................................... 90
PCI BUS INTERFACE ........................................................................................................................................... 92
PCI BUS TRANSACTIONS ................................................................................................................................... 92
PCI Burst Transfers ............................................................................................................................................. 94
PCI Read Transfers ......................................................................................................................................... 94
PCI Write Transfers ......................................................................................................................................... 96
Master-Initiated Termination ............................................................................................................................ 97
Normal Cycle Completion ................................................................................................................................ 97
Initiator Preemption ......................................................................................................................................... 98
Master Abort .................................................................................................................................................... 99
Target-Initiated Termination ............................................................................................................................ 99
Target Disconnects ........................................................................................................................................ 100
Target Requested Retries ............................................................................................................................. 101
Target Aborts ................................................................................................................................................. 101
PCI BUS MASTERSHIP ...................................................................................................................................... 103
Bus Mastership Latency Components ........................................................................................................... 103
Bus Arbitration ............................................................................................................................................... 103
Bus Acquisition .............................................................................................................................................. 104
Target Latency ............................................................................................................................................... 104
Target Locking ............................................................................................................................................... 104
PCI BUS INTERRUPTS ...................................................................................................................................... 106
PCI BUS PARITY ERRORS ................................................................................................................................ 106
ADD-ON BUS INTERFACE ................................................................................................................................. 107
ADD-ON OPERATION REGISTER ACCESSES ................................................................................................ 107
Add-On Interface Signals .............................................................................................................................. 107
System Signals .............................................................................................................................................. 107
Register Access Signals ................................................................................................................................ 107
Asynchronous Register Accesses ................................................................................................................. 108
Synchronous FIFO and Pass-Thru Data Register Accesses ........................................................................ 108
nv Memory Accesses Through the Add-On General Control/Status Register ............................................... 108
相關PDF資料 |
PDF描述 |
|---|---|
| S5566B | General Purpose Rectifier(通用整流器) |
| S5566G | General Purpose Rectifier(通用整流器) |
| S5566J | GENERAL PURPOSE RECTIFIER APPLICATIONS |
| S5566N | GENERAL PURPOSE RECTIFIER APPLICATIONS |
| S5688B | TOSHIBA Rectifier Silicon Diffused Type |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S533-M04-F13A-E | 制造商:UNICORP 功能描述: |
| S-533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S533-M04-F13-F | 制造商:UNICORP 功能描述: |
| S5340 | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:T1/CEPT/ISDN-PRI TRANSFORMER |
| S5342 | 制造商:MERKLE-KORFF INDUSTRIES 功能描述:Old Colman P/N: RP4-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。