參數(shù)資料
型號(hào): S5335
廠商: Applied Micro Circuits Corp.
英文描述: PCI Bus Controller, 3.3V
中文描述: PCI總線控制器,3.3
文件頁數(shù): 69/189頁
文件大?。?/td> 1193K
代理商: S5335
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 69
12
Read versus Write priority. This bit controls the priority of read transfers over write transfers. When set to a 1 with bit
D8 as zero this indicates that read transfers always have priority over write transfers; when set to a one with D8 as
one, this indicates that transfer priorities will alternate equally between read and writes.
11
Reserved. Always zero.
10
Write Transfer Enable. This bit must be set to a one for PCI bus master write transfers to take place. Writing a zero
to this location will suspend an active transfer. An active transfer is one in which the transfer count is not zero.
9
Write FIFO management scheme. When set to a one this bit causes the controller to refrain from requesting the PCI
bus unless it has four or more FIFO locations filled. Once the S5335 controller is granted the PCI bus or is in pos-
session of the bus due to the write channel, this constraint is not meaningful. When this bit is zero the controller will
request the PCI bus if it has at least one valid FIFO word.
8
Write versus Read priority. This bit controls the priority of write transfers over read transfers. When set to a one with
bit D12 as zero this indicates that write transfers always have priority over read transfers. This combination is not
allowed, data integrity may be compromised. When set to a one with D12 as one, this indicates that transfer priori-
ties will alternate equally between writes and reads.
7
Add-On to PCI Transfer Count Equal Zero (RO). This bit is a one to signify that the write transfer count is all zeros.
6
PCI to Add-On Transfer Count Equals Zero (RO). This bit is a one to signify that the read transfer count is all zeros.
5
Add-On to PCI FIFO Empty. This bit is a one when the Add-On to PCI bus FIFO is completely empty.
4
Add-On to PCI 4+ words. This bit is a one when there are four or more FIFO words valid within the Add-On to PCI
bus FIFO.
3
Add-On to PCI FIFO Full. This bit is a one when the Add-On to PCI bus FIFO is completely full.
2
PCI to Add-On FIFO Empty. This bit is a one when the PCI bus to Add-On FIFO is completely empty.
1
PCI to Add-On FIFO 4+ spaces. This bit signifies that there are at least four empty words within the PCI to Add-On
FIFO.
0
PCI to Add-On FIFO Full. This bit is a one when the PCI bus to Add-On FIFO is completely full.
Table 46. Bus Master Control/Status Register (Continued)
Bit
Description
相關(guān)PDF資料
PDF描述
S5335DK PCI Bus Controller, 3.3V
S5335QF PCI Bus Controller, 3.3V
S5335QFAAB PCI Bus Controller, 3.3V
S5566B General Purpose Rectifier(通用整流器)
S5566G General Purpose Rectifier(通用整流器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5335DK 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Bus Controller, 3.3V
S5335QF 制造商:AppliedMicro 功能描述:
S5335QFAAB 制造商:AppliedMicro 功能描述:PCI Bus Controller
S533-M04-F13A-E 制造商:UNICORP 功能描述:
S-533-M04-F13-F 制造商:UNICORP 功能描述: