- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374668 > S5335 (Applied Micro Circuits Corp.) PCI Bus Controller, 3.3V PDF資料下載
參數(shù)資料
| 型號(hào)： | S5335 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | PCI Bus Controller, 3.3V |
| 中文描述： | PCI總線控制器，3.3 |
| 文件頁(yè)數(shù)： | 5/189頁(yè) |
| 文件大?。?/td> | 1193K |
| 代理商： | S5335 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 5
MAILBOX BUS INTERFACE .............................................................................................................................. 108
Mailbox Interrupts .......................................................................................................................................... 111
FIFO BUS INTERFACE ....................................................................................................................................... 111
FIFO Direct Access Inputs ............................................................................................................................. 111
FIFO Status Signals ...................................................................................................................................... 111
FIFO Control Signals ..................................................................................................................................... 111
PASS-THRU BUS INTERFACE .......................................................................................................................... 111
Pass-Thru Status Indicators .......................................................................................................................... 111
Pass-Thru Control Inputs ............................................................................................................................... 111
NON-VOLATILE MEMORY INTERFACE ........................................................................................................... 112
Non-Volatile Memory Interface Signals ......................................................................................................... 112
Accessing Non-Volatile Memory .................................................................................................................... 112
nv Memory Device Timing Requirements ...................................................................................................... 115
MAILBOX OVERVIEW ........................................................................................................................................ 117
FUNCTIONAL DESCRIPTION ............................................................................................................................ 117
Mailbox Empty/Full Conditions ...................................................................................................................... 118
Mailbox Interrupts .......................................................................................................................................... 118
Add-On Outgoing Mailbox 4, Byte 3 Access ................................................................................................. 119
BUS INTERFACE ................................................................................................................................................ 119
PCI Bus Interface .......................................................................................................................................... 119
Add-On Bus Interface .................................................................................................................................... 119
8-Bit and 16-Bit Add-On Interfaces ................................................................................................................ 120
CONFIGURATION ............................................................................................................................................... 120
Mailbox Status ............................................................................................................................................... 120
Mailbox Interrupts .......................................................................................................................................... 121
S5335 FIFO OVERVIEW ..................................................................................................................................... 124
FUNCTIONAL DESCRIPTION ............................................................................................................................ 124
FIFO Buffer Management and Endian Conversion ....................................................................................... 124
FIFO Advance Conditions ............................................................................................................................. 124
Endian Conversion ........................................................................................................................................ 125
64-Bit Endian Conversion .............................................................................................................................. 126
Add-On FIFO Status Indicators ..................................................................................................................... 127
Add-On FIFO Control Signals ........................................................................................................................ 127
PCI Bus Mastering with the FIFO .................................................................................................................. 127
Add-On Initiated Bus Mastering ..................................................................................................................... 127
PCI Initiated Bus Mastering ........................................................................................................................... 128
Address and Transfer Count Registers ......................................................................................................... 128
Bus Mastering FIFO Management Schemes ................................................................................................ 128
FIFO Bus Master Cycle Priority ..................................................................................................................... 129
FIFO Generated Bus Master Interrupts ......................................................................................................... 129
BUS INTERFACE ................................................................................................................................................ 129
FIFO PCI Interface (Target Mode) ................................................................................................................. 129
FIFO PCI Interface (Initiator Mode) ............................................................................................................... 130
FIFO PCI Bus Master Reads ......................................................................................................................... 132
FIFO PCI Bus Master Writes ......................................................................................................................... 132
Add-On Bus Interface .................................................................................................................................... 132
Add-On FIFO Register Accesses .................................................................................................................. 132
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S5335DK | PCI Bus Controller, 3.3V |
| S5335QF | PCI Bus Controller, 3.3V |
| S5335QFAAB | PCI Bus Controller, 3.3V |
| S5566B | General Purpose Rectifier(通用整流器) |
| S5566G | General Purpose Rectifier(通用整流器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S5335DK | 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Bus Controller, 3.3V |
| S5335QF | 制造商:AppliedMicro 功能描述: |
| S5335QFAAB | 制造商:AppliedMicro 功能描述:PCI Bus Controller |
| S533-M04-F13A-E | 制造商:UNICORP 功能描述: |
| S-533-M04-F13-F | 制造商:UNICORP 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。