參數(shù)資料
型號: S5335
廠商: Applied Micro Circuits Corp.
英文描述: PCI Bus Controller, 3.3V
中文描述: PCI總線控制器,3.3
文件頁數(shù): 114/189頁
文件大小: 1193K
代理商: S5335
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁當(dāng)前第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁
S5335 – PCI Bus Controller, 3.3V
Revision 5.01 – November 30, 2005
Data Sheet
AMCC Confidential and Proprietary
DS1657 114
Notes:
1. Latched addresses do not automatically increment after a read or write. They must be loaded with new values.
2. Latched addresses remain after reads and writes. It is allowable to only update one address byte for the next access.
3. A processor may perform a one word write to load an address byte and control command simultaneously.
This example will read 1 byte from NVRAM location 0040h:
In
Out
Out
Out
Out
Out
In
In
FC00h
+ 3Fh
(offset of NVRAM Access Control Register) until
D31 = 0
(not busy).
FC00h + 3Fh
an
80h
(CMD to load the low address byte). This sets decode bits and opens door for low address
latch.
FC00h + 3Eh
(offset of Address/Data Register)
40h
(the low byte of the address desired) 40h goes into latch but is
not latched yet.
FC00h + 3Fh
an
A0h
(CMD to load the high address byte). This latches the low address through changing the
decode bits and opens the door for the high address latch.
FC00h + 3Eh
a
00h
(the high byte of the address desired) 00h goes into latch but is not latched yet.
FC00h + 3Fh
an
E0h
(CMD to read NVRAM data). This latches the high address through changing the decode bits
and begins to read the NVRAM data operation.
FC00h + 3Fh
until
D31 = 0
(not busy).
FC00h + 3Eh
the data.
This example will read 1 byte from NVRAM location 0041h and contains an extra step to demonstrate D31 operation:
In
Out
Out
Out
Out
Out
Out
In
In
FC00h + 3Fh
(offset of NVRAM Access Control Register) until
D31 = 0
(not busy).
FC00h + 3Fh
an
80h
(CMD to load the low address byte). This sets decode bits and opens the door for low
address latch.
FC00h + 3Eh
(offset of Address/Data Register)
40h
(the low byte of the address desired) 40h goes into latch but is
not latched yet.
FC00h +
3Eh
(offset of Address/Data Register)
41h
(the low byte of the address desired) 41h goes into latch but is
not latched yet.
FC00h + 3Fh
an
A0h
(CMD to load the high address byte). This latches the low address through changing the
decode bits and opens the door for the high address latch.
FC00h + 3Eh 00h
(the high byte of the address desired) 00h goes into latch but is not latched yet.
FC00h + 3Fh
an
E0h
(CMD to read the address latched). This latches the high address through changing the
decode bits and begins the read NVRAM data operation.
FC00h + 3Fh
until
D31 = 0
(not busy).
FC00h + 3Eh
the data.
相關(guān)PDF資料
PDF描述
S5335DK PCI Bus Controller, 3.3V
S5335QF PCI Bus Controller, 3.3V
S5335QFAAB PCI Bus Controller, 3.3V
S5566B General Purpose Rectifier(通用整流器)
S5566G General Purpose Rectifier(通用整流器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S5335DK 制造商:AMCC 制造商全稱:Applied Micro Circuits Corporation 功能描述:PCI Bus Controller, 3.3V
S5335QF 制造商:AppliedMicro 功能描述:
S5335QFAAB 制造商:AppliedMicro 功能描述:PCI Bus Controller
S533-M04-F13A-E 制造商:UNICORP 功能描述:
S-533-M04-F13-F 制造商:UNICORP 功能描述: